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ABSTRACT
The thesis begins with a review of presently available analogue and digital control schemes
for high frequency PWM converters. Advantages and disadvantages of each scheme are
identified, to determine which features would be desirable in a new digital control scheme.
An extensive examination of peak and average current mode control is undertaken, using
state-space/sampled data modelling, to gain more detailed information on the properties
of current mode control. On the basis of this information, a new digital current mode
control scheme is put forward. This uses samples of the inductor current, line voltage and
output voltage to implement a control strategy in software. Average inductor current is
calculated each switching cycle and compared to the current program level, providing true
current mode control. This has some advantages over traditional methods. Accurate
inductor current tracking of the current program level is achieved and no slope
compensation is required for stable operation over the full range of duty ratios.
Line voltage feed-forward is possible in buck derived topologies, which provides an
effective null in the audio susceptibility transfer function, independent of compensation
parameters. Current loop stability is independent of line voltage or load current in the
buck topology, allowing operation with optimum loop compensation under all normal
operating conditions.
Practical implementation of a digital current mode controlled current-fed converter is
described. This includes a modular architecture for the hardware and documentation for
the software. Effects of component selection on the achievable converter switching
frequency and dynamic performance are discussed. A method is put forward for the direct
digital measurement of loop gain and phase in digital control systems. This is used to
obtain actual loop responses from a test bed digital current mode controlled current-fed
converter. Line and load transient response tests are presented which demonstrate the
dynamic characteristics of digital current mode control.
ACKNOWLEDGEMENTS
I would like to thank my supervisor Dr. Carl Manning for the invaluable help and advice
he has given throughout this research.
Thanks are also due to the Science and Engineering Research Council and GEC Ferranti
radar systems division (Edinburgh) who jointly funded this research. In particular, I wish
to acknowledge the contributions made by John Kennedy and Frank Fisher of GEC
Ferranti in setting up the research and providing valuable information and advice during
its course.
I am indebted to Paul Cherry, who spent many hours laying out a printed circuit board for
this research.
I would also like to acknowledge the help, advice and support given to me by members
of the control group at Loughborough University, in particular John Pearson, Dipesh
Patel, Malcolm Fraser and Mustafa 'Reg' Abuzeid.
I am grateful to my mum and dad for the support they have given to me over the years I
have been studying. Thanks particularly to dad for many hours spent proofreading this
thesis.
Finally, thanks to my girlfriend, Hazel Powling, without whose support and
encouragement this thesis would have taken far longer to complete.
11
TABLE OF CONTENTS
ABSTRACT.....................................
ACKNOWLEDGEMENTS.............................ii
TABLEOF CONTENTS ..............................iii
LISTOF SYMBOLS ................................vii
PREFACE.....................................x
CHAPTER ONE : INTRODUCTION
1.1 DIGITAL CURRENT MODE CONTROL PREVIEW ...........1
1.2	 BACKGROUND TO THE PRESENT WORK ...............1
1.2.1 PWM Converter Topologies.....................1
1.2.2	 Voltage Mode Control........................2
	
1.2.3	 Current Mode Control ........................3
1.2.4 Other Control Schemes .......................7
1.2.5 Modelling of PWM converter control loops .............9
1.2.6 Measurement of loop gain in PWM converters............9
1.3	 CONCLUSIONS ..............................11
CHAPTER TWO : PWM CONVERTER MODELLING
2.1 SIMULINK IMPLEMENTATION OF TUE PEAK CMC MODEL.....19
2.2 SIMULATION RESULTS FROM THE PEAK CMC MODEL .......21
2.2.1 Effects of varying the Slope Compensation .............21
2.2.2 Effects of varying the gain of the current sense network .......26
2.2.3 Effects of varying the duty ratio ...................28
2.2.4 Effects of varying the load resistance.................30
2.2.5 Effects of varying the filter capacitance ...............33
2.2.6 Effects of varying the filter inductance ................ 35
2.2.7 Effects of varying the filter capacitor ESR ..............37
111
2.2.8 Effects of closing the voltage ioop ..................38
2.3 MODELLING AVERAGE CURRENT MODE CONTROL ........40
2.4	 CONCLUSIONS ..............................46
CHAPTER TIIREE : DIGITAL CURRENT MODE CONTROL
3.1 SAMPLED INDUCTOR CURRENT FEEDBACK..........91
3.2 DIGITAL CURRENT MODE CONTROL CHARACTERISTICS . 	 93
3.2.1 Current loop stability and sub-harmonic oscillation ......93
3.2.2 Inductor current regulation .................95
3.2.3 Line voltage feed-forward .................96
3.3 CLOSING THE OUTPUT VOLTAGE FEED-BACK LOOP .....97
3.4 DIGITAL COMPENSATOR DESIGN USING THE a OPERATOR 98
3.5	 CONCLUSIONS ........................99
CHAPTER FOUR : PRACTICAL IMPLEMENTATION OF A DIGITAL
CURRENT MODE CONTROLLED CURRENT-FED INVERTER
	4.1	 POWER CIRCUIT ............................104
4.2 DIGITAL CONTROL CIRCUIT .....................105
4.2.1 Analogue data acquisition sub-system ...............106
4.2.2 Digital processor sub-system....................108
4.2.3	 PWM sub-system .........................110
4.2.4	 Fabrication methods ........................111
	
4.3	 SOFTWARE ...............................112
4.3.1	 Macros and subroutines ......................112
4.3.2 Coefficient and variable format...................113
4.3.3	 Division routine ..........................114
4.3.4 Digital current mode control software ...............114
	
4.5	 CONCLUSIONS .............................116
iv
CHAPTER FIVE : DIRECT DIGITAL MEASUREMENT OF LOOP GAIN AND
PHASE
	
5 .1	 SINE WAVE GENERATION.......................127
	
5.2	 CORRELATION ALGORITHM .....................128
	
5.3	 SERIAL iNTERFACE REQUIREMENTS ................129
5.3.1	 Serial interface hardware......................130
5 .3.2	 Serial interface software ......................131
	
5 .4	 CONCLUSIONS .............................138
CHAPTER SIX : EXPERIMENTAL RESULTS
6.1 OPEN CURRENT LOOP GAIN AND PHASE RESPONSES ......162
6.2 CLOSED CURRENT LOOP GAIN AND PHASE RESPONSES .....167
6.3 OPEN VOLTAGE LOOP GAIN AND PHASE RESPONSES ......171
6.4 LOAD CURRENT TRANSIENT RESPONSES .............173
	
6.5	 LINE VOLTAGE TRANSIENT RESPONSES ..............174
	
6 .6	 CONCLUSIONS .............................176
CHAPTER SEVEN: GENERAL CONCLUSIONS AND SUGGESTIONS FOR
FURTHER WORK
7.1	 GENERAL CONCLUSIONS .......................201
7.2	 SUGGESTIONS FOR FURTHER WORK ................202
REFERENCES ................................. 204
APPENDIX 1
Matlab M-file for peak CMC with M varying ..................207
V
APPENDIX 2
Matlab M-file for peak CMC with D varying 	 210
APPENDIX 3
Matlab M-file for average CMC with D varying ..................213
APPENDIX 4
Table of sweep frequency information. . . 	 217
vi
C5 
'dig
C518
CFC
CMC
E14
LIST OF SYMBOLS
TMS32005 1 digital signal processor (digital controller card)
TMS32005 1 digital signal processor (serial interface card)
Current-fed converter
Current mode control
TMS32OE14 digital signal processor
amp!
	
Amplitude of sinusoidal disturbance signal
a0	 ô filter coefficient
C
	 Gain of analogue output voltage error amplifier
C
	 Capacitance
Gin1	 Integrator capacitance
C(s)	 Current loop compensator transfer function
d
	
Instantaneous duty ratio
D
	
Steady state duty ratio
D'
	
One minus the steady state duty ratio
o
	
Delta operator ( Z-1)
frac	 Ratio of the sine wave frequency to the converter switching frequency
Fm	 Duty ratio modulator gain
F3	 Converter switching frequency
F31	 Sine wave frequency
g
	 ô filter proportional gain
h
	
Sampling interval
He(s)	 Equivalent sampling-gain of inductor current feedback
hold	 Number of cycles after which sine point is updated
H(ô)	 Digital compensator transfer function
H(s)	 Analogue compensator transfer function
1 e	 Average inductor current
Inductor current error
vii
Inductor current
Maximum value of inductor current
'mm
	 Minimum value of inductor current
Al	 Change in current
Al0	 Change in output current
k
	 Ratio of the sine wave frequency to the converter switching frequency
Feed-forward gain from the line voltage
Kr	 Feed-forward gain from the output voltage
L
	 Inductance
Slope compensation parameter (= 1+S/S)
Number of primary turns
Ac
	 Number of secondary turns
Q
	 Q of resonant peak = fIf0
Filter capacitor ESR
R.	 Linear gain of the current sense network
R.1	 Integrator resistance
Load resistance
S
Se
SI
Sn
Sne
T0
"off
T
.dT0ff
Vcomp
VD2
ye
Laplace operator
Compensating ramp slope
Off time inductor current slope
On time inductor current slope
On time inductor current slope for average CMC duty ratio modulator
Power switch on-time
Power switch off-time
Switching period
Fixed off time
Fixed on time
Current program level
Slope compensation signal
Voltage across current-fed converter free-wheeling diode
Output voltage error
viii
Vg	 Line voltage
vfl,
	 Integrator output voltage
Vm	 Saw-tooth signal
V0 	 Output voltage
JTref
	 Output voltage reference
vsw
	 Gate drive signal
V(s)
	 Voltage ioop compensator transfer ftinction
CL)
	 Angular frequency
Digital compensator break frequency
CL)'
	 Average CMC current loop compensator itegral gain
Undamped natural frequency (= ir/T)
Angular frequency of average CMC current loop compensator zero
ô filter input signal
ô filter output signal
xc
	 Reference sine wave
Reference cosine wave
Yc
	 Cosine component of disturbance signal
Yo 	Outward disturbance signal
Yr
	 Return disturbance signal
Ys
	 Sine component of disturbance signal
Unit delay operator
Load/capacitor impedence
ix
PREFACE
SCOPE OF THE PRESENT WORK
The present work aims to investigate the application of digital techniques to the control
of high frequency PWM converters. Particular emphasis is placed on the development and
practical implementation of a new digital control strategy. This strategy will overcome
many of the inherent problems associated with presently available control schemes. A new
direct digital loop gain and phase measurement technique is put forward and used to
obtain characterisation data from a practical current-fed converter with digital control.
STRUCTURE OF THE THESIS
Chapter one introduces the background to the present work. Some conclusions are drawn
about which features would be desirable in the new digital control scheme for high
frequency PWM converters.
In chapter two, state space averaged/sampled data models are used to demonstrate in
more detail the characteristic features of fixed frequency current mode control. Five
different transfer functions are analysed to show the effects of varying several power
circuit and control parameters on the dynamics of the buck converter. Using this
information, further conclusions are drawn on which features would be desirable in the
new digital control scheme.
Chapter three presents the new digital current mode control scheme. An inductor current
sampling method is described, which provides true average inductor current feedback in
the three basic converter topologies. Advantages of this approach are discussed in detail,
and features introduced by the use of digital control are analysed. Implications of the new
technique relating to the averaged/sampled data small signal model are also presented.
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In chapter four, practical implementation of a current-fed converter employing digital
current mode control is described. A modular architecture for the necessary hardware is
presented, and details of the system software are given. Effects of component selection
on the achievable converter switching frequency and dynamic performance are also
discussed.
Chapter five describes a method for direct digital loop gain and phase measurement in
digital control systems. This method allows measurements of open and closed current
loop gain and phase in the digital current mode control system without the need for any
invasive external probes.
A serial interface to a personal computer is also described, which permits digital data to
be transmitted from the controller, eliminating the need for expensive analogue spectrum
analyzers and reducing the effects of switching noise on the accuracy of the
measurements.
In chapter six, experimental results are presented from the digital current mode controlled
current-fed converter. These are obtained using the direct digital loop gain and phase
measurement technique described in chapter five. Transient response tests also provide
information on the dynamic characteristics of digital current mode control.
Chapter seven presents general conclusions and makes suggestions for further work.
xi
CHAPTER ONE
INTRODUCTION
1.1 DIGITAL CURRENT MODE CONTROL PREVIEW
Chapter three will present a new digital current mode control strategy. This aims to
improve upon the performance of currently available control techniques for high
frequency PWM converters. Before attempting to develop a digital control strategy it
is first necessary to review the background to the present work. Section 1.2 will
therefore begin with an overview of power circuit topologies and control techniques
currently used in high frequency PWM converters. Methods for modelling as well as
measuring the critical loop responses of these converters will also be considered.
Information given in this review will serve two purposes. Firstly, it will provide some
clues as to how a digital control strategy might improve on the performance of current
techniques. Secondly, it will allow comparisons to be made later in chapter three
between the new digital control strategy and presently available techniques.
1.2 BACKGROUND TO THE PRESENT WORK
1.2.1 PWM Converter Topologies
High frequency PWM converters are commonly used where high performance compact
power supply designs are required. Applications range from converters of a few watts
in domestic video recorders to several kilowatts in airborne radar transmitter power
supplies. Accordingly, there are a large number of possible converter configurations.
However, most are derivatives of three basic topologies, normally the buck, boost and
1
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buck-boost converters shown in Fig. 1.1. All three have inductor current waveforms
in the continuous conduction mode similar to that shown in Fig. 1.2. Table 1.1
summarises the properties of each converter.
For non-isolated applications, the choice of topology depends on factors such as the
step up/down ratio and output polarity required. However, in the case where input to
output isolation is included, the choice is less obvious, since an isolation transformer
can be used to alter the step up/down ratio and output polarity of a converter. In this
case, the position of the inductor in a particular converter should be taken into account.
This is because the inductor current is controlled directly in current mode controlled
systems. In the boost converter, for example, the inductor is in the input line, making
it particularly suitable for high power factor pre-regulators. In the buck converter,
however, the inductor feeds current into the output stage, giving it lower current ripple
and making it easier to filter.
In all three of the basic types of PWM converters discussed, the idea is to provide a
tightly regulated DC output voltage. This must be held approximately constant in the
presence of line and load changes. Several control techniques are available to achieve
this, using a mixture of inductor current and output voltage feedback as well as line
voltage and output current feed-forward to set the converter duty ratio dynamically.
These are discussed in the following sections.
1.2.2 Voltage Mode Control
One of the simplest techniques to use is the voltage mode control scheme shown in Fig.
1.3. In this technique, the output voltage is subtracted from a reference voltage to
form an error signal. This is then filtered by the voltage loop compensator V(s) and
compared to a saw-tooth waveform to obtain the converter duty ratio. A disadvantage
of this scheme is that any change in line voltage only affects the converter duty ratio
2
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via the output voltage feedback ioop. This ioop contains a large delay due to the L-C
filter, making the audio susceptibility poor. If, however, the saw-tooth amplitude is
made proportional to the line voltage, feed-forward of the line voltage is achieved
without the large delay due to the L-C filter, resulting in improved closed loop response
to line transients.
With either of these voltage mode control methods, a large delay is present in the
output voltage feedback ioop due to the two poles of the L-C filter. This makes the
loop relatively difficult to stabilise. For this reason, other methods employing two
loops are often used to improve the performance of converters and to simplify their
stabilisation requirements.
1.2.3 Current Mode Control
Fig. 1.4 shows a generalised block diagram of current mode control. An inner current
loop hides the dynamics of the power circuit, effectively eliminating the pole due to
the inductor from the outer voltage loop response. This technique makes it easier to
achieve a fast but stable response. Operation of the outer voltage ioop is similar for
all types of current mode control. Output voltage is subtracted from a reference
voltage, and the resulting error signal is filtered by the voltage loop compensator V(s)
to form the current program level V for the inner loop.
Many types of current mode control have been described in the literature [Redi and
Sokal - 1985]. The differences between these lie in the implementation of the inner
current loop. All, however, serve essentially the same purpose, which is to transform
the power stage into a voltage controlled current source. How well this is achieved,
in each case, has a great effect on the dynamics of the system.
Current mode control can be sub-divided into variable frequency and constant
3
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frequency methods. Variable frequency methods such as hysteretic, constant on-time
and constant off-time control work well but have the disadvantage that many
applications cannot tolerate switching noise generated over a wide range of frequencies.
For this reason, fixed frequency current mode control methods, such as peak current
sensing, valley current sensing, dual slope and average current sensing, are used more
often.
Peak current mode control, as shown in Fig. 1.5, has become widely used in recent
years. In this method, the power switch is turned on by a clock source at regular
intervals. During the switch on-time current rises linearly in the inductor until it
reaches the current program level set by the outer voltage loop. At this point, the
current comparator resets an R-S flip-flop, turning the power switch off again. During
the off-time the inductor current then falls linearly until the next clock pulse occurs.
In this way, the peak inductor current is forced to follow the current program level,
providing pulse by pulse limiting of the peak current through the power switch.
This type of current mode control has proved successful in many applications but it
does have a number of limitations. The inner current loop is only stable for duty ratios
below a half without the addition of slope compensation. This takes the form of a saw-
tooth waveform added to the inductor current, which effectively reduces the gain of the
inner current ioop to maintain stability.
Characteristics such as the inductor current transient response, audio susceptibility,
peak to average inductor current error and current loop stability, are greatly influenced
by the amplitude of the slope compensation waveform. A trade-off is thus required
when selecting this parameter. Also, since the up and down slopes of the inductor
current directly influence the converter duty ratio, care must be taken to avoid sub-
harmonic oscillation. This occurs due to gain peaking in the inner current ioop at half
the switching frequency, when insufficient slope compensation is applied.
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Valley current sensing current mode control is similar in many ways to the peak current
sensing scheme. In this method the power switch is turned off by the clock pulse,
allowing the inductor current to fall linearly until it reaches the current program level.
At this point, the power switch is turned back on again, forcing the inductor current
to rise linearly until the next clock pulse arrives.
This method requires slope compensation for stability at duty ratios below a half.
Similar dynamics are obtained compared to peak current sensing. However, the valley
current sensing scheme is less well used, since it fails to provide pulse by pulse limiting
of the current in the power switch.
A hybrid (dual slope) method combining both peak and valley current sensing has been
put forward [Anunciada and Silva - 1989]. This uses peak current sensing when the
duty ratio D is less than a half and valley current sensing when D is above a half,
allowing the slope compensation to be chosen on grounds other than stability.
Another widely used method is that of average current mode control [Dixon - 1990].
A block diagram of this scheme is shown in Fig. 1.6. In this method, the inductor
current is subtracted from the current program level and the resulting error passed
through an integrating current amplifier. The output signal ( 1I) from this amplifier is
then compared to a saw-tooth waveform, in a similar way to voltage mode control, to
obtain the converter duty ratio.
Average current mode control overcomes some of the problems of peak current sensing
systems in that it has far higher noise immunity and higher current ioop gain.
However, it fails to control the peak switch current on a cycle by cycle basis and thus
may require additional current limiting circuitry. It also places a limit on the gain of
the current amplifier at the switching frequency, if sub-harmonic oscillation is to be
avoided. This is again because components due to the up and down slopes of the
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inductor current influence the converter duty ratio directly. For these reasons, average
current mode control is often more suitable for high power applications and high power
factor pre-regulators.
Extremely tight regulation of the average inductor current is possible using the variable
frequency hysteretic current mode controller shown in Fig. 1.7. In this scheme the
power switch is turned off when the inductor current reaches the current program level.
The inductor current is then allowed to fall linearly by an amount ui, at which point
the power switch is turned back on again. In this way, both the peak and valley
currents are commanded, with the switching frequency being determined by the input
and output voltages, the inductor value and the parameter ii.
In many ways the resulting dynamics are better than those for the constant frequency
methods described earlier and for this reason, hysteretic controllers have found wide
application. However, a variable switching frequency can present major problems in
applications where noise is critical.
Figs. 1.8 and 1.9 show constant on time and constant off time variable frequency
current mode controllers applied to the buck converter. In the constant on time
scheme, when the inductor current decreases to the current program level the power
switch is turned on for a fixed time 4iT. After this fixed time, the power switch is
turned off again, providing control of the valley, but not the peak inductor current.
This scheme has been found useful where turn-off snubbers require a minimum on time
for discharging the snubber capacitor [Redi and Sokal - 1985].
In the constant off time scheme, the power switch is turned off when the inductor
current reaches the current program level. After a fixed time uiT0ff, the power switch
is then turned on again, providing tight control of the peak but not the valley inductor
current. This scheme has been found particularly useful with transformer coupled
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flyback converters [Redi and Sokal - 1985]. Both the previously discussed schemes
suffer from the same noise problems as the hysteretic controller and are thus not as
widely used as they would otherwise be.
An enhancement to all the various types of current mode control systems discussed has
been proposed [Redi and Sokal - 1985]. This involves the addition of output current
and line voltage feed-forward to the basic current mode control schemes. With this
method, significant improvements in both the peak deviation and duration of output
voltage transients in response to line and load changes can be achieved. This technique
has become even easier to implement in the last few years with the availability of
cheap, small, reliable and wide bandwidth Hail effect current sensors.
1.2.4 Other Control Schemes
A state trajectory control law for DC-DC converters has been presented [Burns and
Wilson - 1977]. This used measured values of line voltage, capacitor voltage, load
resistance and inductor current to calculate which side of a switching line in the system
state-space the converter was operating on. Theoretically, a fast response to line
transients was possible using this technique, along with zero percent regulation of the
average output voltage and constant frequency operation in the steady state.
In practice, however, it was reported [Huffman, Burns, Wilson and Owen - 1977] that
problems were experienced in trying to match theoretical predictions to results from
an actual circuit. These problems were due mainly to the differences between ideal
circuit components and those used in practice. Also, since instantaneous values of load
current and voltage were used to determine the load, only resistive loads could be used.
For these reasons, this scheme is not widely used.
A digital control scheme for DC-DC converters has been presented [Miller -1977 and
7
Introduction
Boros - 1977]. This used a voltage controlled oscillator to convert output voltage to
frequency and a number of counters, registers, adders and subtracters to implement a
PD feedback regulator. While this provided a practical method of regulating DC-DC
converter output voltage, it made no attempt to control the inductor current. For this
reason it is not applicable to high power factor pre-regulators or circuits where the peak
current through the power switch has to be limited.
A one cycle control technique [Smedley and (uk - 1991] has been proposed for
switching power converters. This is illustrated by the simple buck converter shown in
Fig. 1.10. A clock signal turns on the power switch each cycle. The diode voltage is
then integrated until the output of the integrator reaches the control reference voltage.
At this point, the power switch is turned off and the integrator reset to zero to await
the next clock pulse.
Theoretically, this type of control results in the average diode voltage being directly
proportional to the control reference. Since the diode voltage is then low pass filtered
to give the output voltage, this technique should provide excellent input to output
disturbance isolation. Although the technique is very simple, for many applications
the lack of ability to control the inductor current accurately is a major disadvantage.
Each of the control techniques discussed so far produces different characteristic loop
responses when applied to the three basic types of converter. A valuable insight into
the operation of a particular converter can be obtained by using a model to predict
these ioop responses. This helps the designer gain a better understanding of ioop
properties, allowing closer to optimal performance to be achieved. The following
section introduces the best modelling technique available at present.
8
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1.2.5 Modelling of PWTI\'I converter control loops
Authors have long been searching for a model which predicts accurately the responses
of current and voltage mode control systems. Some attempts [Dixon - 1983,
Middlebrook - 1985 and Verghese, Bruzos and Mahabir - 1989] successfully predicted
low frequency characteristics, but were inaccurate as they approached half the
switching frequency. Recently, however, a technique has been presented [Ridley -
1990] which combines state-space averaging with sampled data modelling. This can
predict with reasonable accuracy the gain and phase responses of relevant loops up to
half the switching frequency for both current and voltage mode systems.
The model presented was implemented in Pspice, but it can be used more readily in a
personal computer based tool such as Simulink. The technique itself is based on state-
space averaging, which utilises partial differentiation and linearisation methods to
produce a set of equations describing the dynamics of a converter. The new features,
however, are the discrete time analysis of the inductor current sampling process and
the duty cycle modulator gain in current mode control systems. These, when coupled
with the state-space averaged blocks, produce far more accurate predictions of the loop
responses.
An approximation to the sampled data block allows easy implementation of the model
as a series of inter-connected blocks in Simulink. Chapter two uses predictions from
the model to help better understand the characteristics of current mode control systems.
1.2.6 Measurement of loop gain in PWM converters
The most common methods of measuring loop gain and phase in PWM converters are
analogue modulation techniques [Middlebrook - 1975]. These employ either current
or voltage injection methods whilst keeping the loops under test closed to maintain DC
9
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operating conditions.
Voltage disturbance injection is normally accomplished by the use of a current probe
connected to a signal generator. The current probe is used as a transformer with a one
turn secondary winding to inject a test voltage into the ioop. Amplitudes of the
outward and returned voltage signals are then measured using, for example, times ten
probes and a frequency response analyser. Alternatively, a current disturbance may
be injected into the loop using a signal generator via a resistor and blocking capacitor.
Outward and returned current signal amplitudes can then be measured using a pair of
current probes and a frequency response analyser.
Both these methods give good results when used under appropriate conditions. For the
voltage injection method, the impedance looking forward from the injection point must
be much greater than that looking backward. This condition is reversed for the current
injection technique. If these conditions are not met, loop gain and phase measurements
will be inaccurate above the loop crossover frequency when the magnitude of the ioop
gain is less than one.
A method of overcoming these impedance conditions has also been proposed
[Middlebrook - 1975]. This is based on the injection of both current and voltage
disturbances simultaneously. Measurements of gain and phase are again made via the
current and voltage techniques described earlier. This time, however, the voltage ioop
gain is measured with the magnitude and phase adjusted to null the current looking
backward from the injection point. Similarly, the current ioop gain is measured with
the magnitude and phase adjusted to null the voltage looking backward from the
injection point. The true loop gain can then be determined from the current and
voltage loop gains, without the inaccuracies inherent in the individual methods, under
any relative impedance conditions.
10
Introduction
Limitations of the analogue modulation schemes discussed above are exposed when
they are applied to PWM converter systems ECho and Lee - 1986]. Firstly, they are
inappropriate for measuring loop gain when, at the injection point, the signal is pulse
width modulated. Secondly, when a ripple component due to the ESR of the output
filter capacitor is superimposed on the injected disturbance, incorrect results are
obtained.
To overcome the limitations of the analogue modulation scheme, a digital modulation
scheme has been proposed [Cho and Lee - 1986]. This injects a digital disturbance
which directly modulates the converter duty ratio. Outward and returned digital
disturbances are then used to obtain the ioop gain and phase directly using a network
analyser. This digital modulation scheme has since been shown to produce gain and
phase results for current mode control systems [Ridley - 1991] which agree well with
predictions made using the state space/sampled data modelling technique discussed in
section 1.2.5.
1.3 CONCLUSIONS
So far, various PWM converter topologies, control, modelling and measurement
techniques have been reviewed. On the basis of this information, certain conclusions
can be drawn as to the characteristics and features which would be desirable in a new
digital control scheme.
Fixed frequency operation is essential, providing control of both the output voltage and
the inductor current. This will allow use in applications which are noise critical and
in those which require a high input power factor. Additionally, the new technique
must be applicable to all three of the basic types of PWM converters and their
derivatives.
11
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These features naturally point to some kind of fixed frequency current mode control
scheme utilising digital techniques. Chapter two will present a wealth of relevant
information on the characteristics of fixed frequency current mode control systems
derived from state space averaged/sampled data small signal models. Further
conclusions will be drawn based on these results.
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Vg
Vel
Property	 Buck	 Boost	 Buck-boost
Output Voltage	 Output Polarity as Output Polarity as Output Polarity
polarity	 input	 input	 opposite to
_________________ _________________ __________________ input
Vo/Vg	 D	 1/(1-D)	 D/(1-D)
Output Voltage	 0 to	 to +'	 0 to -
range (V) 	 ________________ ________________ ______________
On-time 'L slope (V-V0)/L	 17/L	 V8/L
(A/s)	 ____________ ____________ __________
Off-time 'L slope -V0/L	 (V-V)/L	 -VJL
(A/s)	 ____________ ____________ __________
'L Ripple (A)	 VgTP(1D)/L	 VTp/L	 VTp/L
%7 Ripple (V)	 T2V0(1-D)/8LC	 DTSVJRLC	 DTSVJRLC
Continuous 'L	 L^	 L2	 L.^
condition	 RLTS(1-D)/2	 RLTSD(1-D)2/2	 RLTS(1-D)2/2
Table 1.1	 Summary of PWM converter properties
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Figure 1.3 Voltage mode control scheme block diagram
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CHAPTER TWO
PWM CONVERTER MODELLING
In Section 1.2.5 a current mode control modelling technique was introduced. This can
provide a valuable insight into the characteristics of current mode control systems. A
full derivation of the model has already been presented [Ridley -1990]. However, the
model and the derivation are extremely complex and, as presented, cannot be used to
obtain meaningful design information without considerable effort. For this reason, an
s-domain block diagram form of the model for a peak current mode controlled buck
converter has been derived during this research. This enables the power and control
circuit parameters to be altered easily in the model to enable the effects of changing
them on each of the relevent converter transfer functions to be studied in detail. The
same approach could also be applied to the boost and buck-boost topologies, as well
as to the valley current sensing, constant on-time and constant off time current mode
control schemes.
The following section uses the s-domain model to gain an understanding of the
characteristics of a peak current mode controlled buck converter.
2.1 SIMULINK IMPLEMENTATION OF THE PEAK CMC MODEL
The block diagram form of the model can be implemented using a variety of software
simulation packages. One of the most flexible and easy to use is Simulink. Fig. 2.1
shows the Simulink block diagram for the model of a peak current mode controlled
buck converter. In this model the main power feed-forward path from the line voltage
is represented by the block Gaini. The output from block Gaini is summed with the
output from the duty ratio modulator block Fm, scaled by the line voltage V. The
result of this is the average voltage on the buck switch side of the inductor. The
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converter output voltage is present at the load end of the inductor, so that the difference
of these two signals forms the average voltage across the inductor. The average
inductor voltage is divided by the impedence of the inductor (block Inductor) to obtain
the average inductor current. This is then multiplied by the load/capacitor impedance
(block Z) to obtain the average output voltage.
The average inductor current is also multiplied by the inductor current sampling gain
(block Rj*He (S)) and the result subtracted from the current program level V,. Two
further signals are added to the current program level. These represent the feed-
forward paths from the line voltage (via block K) and the output voltage (via block Kr).
These two paths model the effects on the duty ratio of the converter of the up and down
slopes of the actual inductor current, which depend on the line voltage and the output
voltage.
In order to produce bode plots of the relevent converter transfer functions, a set of
input and output nodes have been defined. The input nodes are the input to the duty
cycle modulator C, the current program level V, the line voltage Vg and the output
current 1. The output nodes are the inverted output of the current ioop summing
junction C (used with C1, when switch is open to analyse the open current loop), the
average inductor current 'L and the output voltage V.
Parameters in the model have been chosen to match those used in previous work
[Ridley - 1990], to facilitate a comparison of certain results. These parameters,
defined in the Matlab M-file shown in Appendix 1, form a baseline from which
individual parameters will be varied.
Using the Simulink model, each of the important loops in the converter can be analysed
simply by specifying the desired input and output. Gain and phase can then be plotted
against frequency whilst varying any other parameter. Examples of interesting
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parameters to vary are the duty ratio D, the slope compensation parameter M and the
load resistance RL. In this way, the effect of varying any parameter can be studied for
each loop response.
2.2 SIM1JLATION RESULTS FROM THE PEAK CMC MODEL
Results from the model consist of gain and phase responses from five converter transfer
functions. Referring to Fig. 2.1, these responses are the current loop gain (C01! Cth),
the control to inductor current gain (I/V), the control to output gain (Vd'VC), the audio
susceptibility (VJV), and the output impedance (VJ10).
2.2.1 Effects of varying the Slope Compensation
The first parameter which will be varied is the slope compensation parameter M which
is related to the external ramp slope e and the inductor current on time slope S by :-
S
M =1^--	 (1)C
n
Fig. 2.2 shows the current ioop gain for eleven values of M between 1 and 10,000.
These values correspond to the conditions of no slope compensation and an extremely
large amount of slope compensation respectively.
It can be seen that the current ioop gain is inversely proportional to M by the fact that
doubling M decreases the gain by 6 dB. This is entirely due to the modulator gain Fm,
defined in Eqn. 2, being a factor in the current ioop transfer function.
F=	 1
m 
MCSflTS (2)
Hence adding extra slope compensation and thus increasing M has a stabilising effect
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on the current loop.
Also apparent from Fig. 2.2 is that when M is very large, the current loop gain is very
small, corresponding to the case of voltage mode control. Under this condition, the
current loop feedback is negligible and the system reverts effectively to having only a
single voltage control loop.
Fig. 2.2 also shows clearly the filter resonance at =8165 rads' (L=37.5jiH,
C=4OOF) and the effect of a pair of complex right half plane zeroes at half the
switching frequency (157 krads') due to the inductor current sampling gain He(S).
It must be noted at this stage that the apparent instability of the current loop for low
values of M is spurious. This is because the responses shown are only valid up to half
the switching frequency (157 krads') due to the averaged nature of the model. Above
half the switching frequency the results are totally unrepresentative of the actual circuit
response. This is not a problem, since the highest allowable crossover frequency for
stability is half the switching frequency.
Fig. 2.3 shows the current loop phase for M =1 to 10,CKX). Clearly the phase response
is independent of M. Note it crosses -180' at half the switching frequency,
independent of all the circuit parameters. This is because the zero at w=l/(RLC) =2.5
krads' and the double pole centred at w= (LCJ½ both occur at a much lower frequency
compared with half the switching frequency. Therefore the -90' phase lag due to the
two inductor current sampling zeroes at half the switching frequency always brings the
total phase to -180' at half the switching frequency. The implication of this is that the
maximum current loop crossover frequency for stability is half the switching frequency
[Tang, Lee and Ridley - 1992, which is consistent with Nyquist sampling theory.
Fig. 2.4 shows the control to inductor current gain for M = 1 to 10,000. Again the
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transition from current to voltage mode control is apparent. With M =1 (no slope
compensation) there is a high Q double pole at half the switching frequency. As M
increases (more slope compensation is added) the double pole is increasingly damped.
At the same time a double pole due to the L-C filter becomes apparent, consistent with
the transition to voltage mode control.
Fig. 2.5 shows the control to inductor current phase for M = 1 to 10,000. With M=1,
the phase is close to U' almost up to half the switching frequency. However, the
double pole at half the switching frequency causes the high frequency phase to
approach -18(1. As M increases towards 10,000 the double pole at half the switching
frequency is increasingly damped and the filter resonance appears at
	 (LC).
Fig. 2.6 shows the control to output gain for M = 1 to 10,000. This response includes
the effect of the output capacitor/load impedance on top of the control to inductor
current response. 	 With M =1 the load/capacitor pole is visible at
= l/(RLC) =2. 5kradX'. Note that the roll-off above the filter corner frequency for
M=10/XX is less than the usual -40 dB/decade, since the zero due to the ESR of the
filter capacitor is present at 179 krads'.
Fig. 2.7 shows the control to output phase for M = 1 to 10,000. With M =1, the
normal single pole response of current mode control is present at low frequencies. The
phase does not reach -9(1 due to the ESR zero at 179 krads'. At half the switching
frequency, the phase drops sharply due to the double pole caused by the inductor
current sampling process. As M approaches 10,000 the response changes to that of
a voltage mode system. The phase now drops rapidly due to the L-C filter resonance
at &8165 rads, but then increases again due to the ESR zero at w=179 krads'.
The previous phase plot illustrates the reason why current mode control systems are
often considered easier to stabilise than voltage mode systems. It can be seen that in
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the current mode scheme, the low frequency phase does not reach -90°. Thus an
integral and lead compensator can be added with an appropriate break point and gain,
without risk of low frequency instability in the closed voltage ioop. In contrast, the
low frequency phase of the voltage mode system approaches -165° just above the filter
resonance. Great care must therefore be taken, when adding a similar compensator,
to set the break point and gain so that adequate phase margin is preserved in the voltage
loop.
Fig. 2.8 shows the audio susceptibility gain for M = 1 to 10,000. This is not as
straight forward as the previous responses, but again the transition from current to
voltage mode control can be seen. With M = 1 the familiar double pole is present at
half the switching frequency. However, as M increases the gain decreases and actually
passes through a null point, at M 1.41 in this case, before increasing.
The reason for this null can be observed from the model by looking at the feed-forward
paths from the line voltage 17g . Two paths are present, the first with gain D and the
second with gain KJFm V/D. Since K1 is always negative, a value for Se can be found
such that the gains are equal in magnitude but opposite in sign, resulting in a complete
null under all operating conditions. Eqn. 3 gives an expansion of the gain terms, while
Eqn. 4 and steady state Eqn. 5 are required to fully solve for e The null value can
then quickly be shown to be S e =5/2.
	
DTR [D-2]	 1	 VIi	 1	 0 0
2L	 T [S-s-S]	 D
R.V
S
	
'	 L
5,. [l-D] = SD
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As M approaches 10,000 the usual double pole at the filter corner frequency again
becomes apparent, corresponding to voltage mode control.
Fig. 2.9 shows the audio susceptibility phase for M =1 to 10,000. The usual transition
from current to voltage mode control can again be observed. The response about the
null point is the interesting feature. With M <1.41, the low frequency phase is 18(1,
implying that an increase in the line voltage results in a decrease in the output voltage.
However, when M>1.41, the low frequency phase jumps to U', implying that an
increase in line voltage produces an increase in output voltage. This phenomenon will
be discussed later in this section.
Fig. 2.10 shows the output impedance gain for M = 1 to 10,000. With M =1, the
output impedance simply follows the output load/capacitor filter response. This has
a pole at =l/(RLC) and a zero due to the ESR of the capacitor at =1/(RC). Thus,
at low frequency, the output impedance is simply the load resistance and at high
frequency it is the ESR of the capacitor.
As M approaches 10,000, the output impedance becomes that of the
inductor/capacitor/load combination. Again, at high frequency, this equates to the ESR
of the capacitor. However, at low frequencies the effect of the inductor reduces the
absolute gain towards zero (co
 dB). Also clearly present is the filter resonance at 8165
rads'.
Once again, a clear transition between current (M=1) and voltage (M=10,000) mode
control can be seen. This demonstrates that by controlling the inductor current tightly,
current mode control eliminates the effect of the inductor from the output impedance
response. Also, the low frequency output impedance is lower for voltage mode
control, but at the expense of higher impedance than for current mode control at the
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filter resonance.
It should be noted that closing the output voltage feedback loop attenuates the output
impedance directly, making it more important to eliminate the resonance than to start
off with low DC gain. This will be demonstrated in section 2.2.8.
Fig. 2.11 shows the output impedance phase for M = 1 to 10,000. With current mode
control at M =1 the response is that of the capacitor/load filter. The phase drops, due
to the pole at =l/(RLC), and then rises again due to the zero at co=1/(RC).
As M approaches 10,(TXX) the converter moves back towards voltage mode control. A
zero becomes apparent due to the inductor, causing a 90' positive phase shift at low
frequency (DC for M =cx). This is followed by the usual double pole at the L-C filter
resonant frequency causing the phase to drop rapidly. Finally, the ESR zero causes a
boost of 90' to bring the phase back to approaching 0' at high frequency.
2.2.2 Effects of varying the gain of the current sense network
An alternative method of showing the transition between current and voltage mode
control is to vary the linear gain of the current sense network R1. It has been argued
[Ridley -1991] that the same model may be used to examine either current or voltage
mode control. This is because setting R to zero in the current mode control model
makes the gain blocks Krand K1 zero, sets the current loop feed back to zero and turns
the modulator gain into that for voltage mode control.
can be calculated, with the aid of IEqns. 1, 4 and 5, to give particular values of M,
corresponding to those from M =1 to 10,000 used in the previous section, via IEqn. 6.
If the responses are then repeated an interesting point is uncovered. Only two of the
responses differ when varying R from those generated by directly varying M.
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S LD
R=
	
	 (6)V [M-1] [1-D]0
The first of these plots is the control to inductor current gain. Comparing Figs. 2.12
and 2.4 it can be seen that for each value of M the curves have the same shape. The
only difference is caused by a factor of 1/Ri in the transfer function for the control to
inductor current. Thus for high values of R corresponding to current mode control,
the gain is proportionately lower in Fig. 2.12 than in Fig. 2.4. The same effect
precisely can also be observed in the control to output transfer function shown in Fig.
2.13. Comparing this with Fig. 2.6 again shows a factor of 1/Re difference in the gain
for a given value of M. The differences occur in both these transfer functions, since
they are related via the output capacitor/load impedance transfer function Zf
Varying R. to set M shows the transition from current to voltage mode control in the
same way that varying M directly does. Varying M starts with a suitable loop gain
for current mode control (M-1) and ends with a voltage mode system (M-1O,OOO)
which really requires a lower external ramp amplitude to increase the gain. Varying
R.to vary M begins with a reasonable loop gain for voltage mode control (M= 10,000)
and ends with a current mode system (M=1) which really needs a lower value of R.
to give suitable loop gain. Thus both these methods for showing the transition are
equally valid.
Figs. 2.2 to 2.13 have demonstrated the relationship between current and voltage mode
control. In particular they have highlighted some of the advantages and disadvantages
of the two systems. However, the information gained from the responses is more
important as a demonstration of how too much or too little slope compensation in a
current mode controlled converter can either result in degraded loop responses tending
towards voltage mode control, or can produce instability under certain operating
conditions.
27
PWM converter modelling
2.2.3 Effects of varying the duty ratio
Once the amount of slope compensation has been chosen, it is useful to analyse the
converter ioop responses again for a range of duty ratios. This will confirm whether
or not the choice of M was suitable and highlight any stability problems likely to be
encountered if strict duty cycle limits are not adhered to.
For this section it is more convenient to work with a value for Se than for M, since M
will vary with duty ratio. Most of the interesting features of current mode control can
be observed by setting the amount of slope compensation to Se =S/2. Parameters in
this section are defmed in the Matlab M-file given in Appendix 2.
Fig. 2.14 showsthecurrentloop gain forD=0.1 to 1.0. WithD=0.1, theL-Cfilter
resonance at 8165 rads' can be observed. At half the switching frequency there is also
a pair of complex right half plane zeroes due to He (S) as before. The effect of
increasing D is to reduce the gain margin of the current loop, to the point of instability
at D=1.0. This is to be expected since it is well known that for S=SJ2, sub-harmonic
oscillation theoretically occurs at D=1.0 [Middlebrook - 1985].
Fig. 2.15 confirms that the current ioop phase response does not vary either with D or
with M. This is clear from the model in Fig. 2.1, since the only frequency dependant
blocks affecting the current ioop gain are ilLs, Z1 and He(S), none of which depend on
D or M. Note that Figs. 2.15 and 2.3 are identical, both crossing -18(7 at half the
switching frequency.
Fig. 2.16 shows the control to inductor current gain for D = 0.1 to 1.0. At low
frequencies the gain is flat when D=1.0, but dips slightly at lower duty ratios. This
is a direct consequence of lower gain in the current loop at low duty ratios. At half the
switching frequency, the effect of reduced damping of the double pole as the duty ratio
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approaches 1.0 can be seen to cause severe peaking.
Fig. 2.17 shows the control to inductor current phase for D = 0.1 to 1.0. Slight
variation in the phase in the middle frequency range can be observed as the duty ratio
varies. Far more marked, however, is the variation in phase as D changes,
approaching half the switching frequency. This variation normally occurs above the
voltage loop crossover frequency and does not therefore have much effect on the design
of the converter.
Fig. 2.18 shows the control to output gain for D = 0.1 to 1.0. With D = 0.1 the
complex second order pole at half the switching frequency is well damped. However,
as D approaches 1.0 the damping decreases dramatically, causing a gain peak at half
the switching frequency. This illustrates very well why for S e = S 1 2 the duty ratio
approaching 1.0 can cause sub-harmonic oscillation.
Fig. 2.19 shows the control to output phase for D=0.1 to 1.0. When D=0.1, the
phase never crosses -180', ensuring stability. However, as D approaches 1.0 the phase
does drop below -180', and in the limiting case of D =1.0 this occurs at half the
switching frequency, allowing sub-harmonic oscillation to occur.
Fig. 2.20 shows the audio susceptibility gain response for S e = (0.49999999999) S1 and
D=0.1 to 1.0. The value of slope compensation has been chosen close to 0.5 to
demonstrate the extreme attenuation theoretically possible. At S =S/2 the gain is -
dB at all frequencies, i.e. the output voltage does not react at all, whatever line
transients are imposed on the converter.
Again, the effect of the complex right half plane zeroes can be seen at half the
switching frequency. This is, however, irrelevant to converter performance providing
the amount of slope compensation remains Se=S/2.
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Fig. 2.21 shows the audio susceptibility phase response for S e = (0.49999999999) Sf and
D=0.1 to 1.0. The important point to note here is that the DC phase is 18(7. This is
because the value for Se chosen was less than S/2. If it had been (O.50000000001)Sf,
the DC phase would have been (1. At high frequencies, the effect of the complex pair
of right half plane zeroes in He(S) can be seen as D approaches 1.0.
Fig. 2.22 shows that the duty ratio has little effect on the output impedance gain for
5e SJ2. Only about 2 dB difference exists at DC. Otherwise the response is simply
that of the filter capacitor/load pole, with the IESR zero causing the gain to flatten out
at high frequencies.
Fig. 2.23 shows the output impedance phase for S=S/2 and D=0.1 to 1.0. Again the
duty cycle variation has little effect on the response, showing only about 7° difference
between D=0.1 and D=1.0. The effect of the ESR zero brings the phase back
towards (1at high frequencies.
Figs. 2.14 to 2.23 have shown the importance of accounting for changes in the gain
and phase responses with duty ratio. In terms of the current loop, this means selecting
an amount of slope compensation such that under the worst case (low line) condition
the current loop remains stable and does not exhibit sub-harmonic oscillation.
For the voltage loop, the important point is to select the compensator gains, poles and
zeroes, such that under the low line condition adequate gain and phase margin is
maintained and any gain peaking at half the switching frequency is restricted to below
0 dB to prevent sub-harmonic oscillation.
2.2.4 Effects of varying the load resistance
Having examined the effects of varying the slope compensation and the duty ratio on
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the five converter transfer functions, it is now useful and instructive to look at what
happens when some of the power circuit components are varied. This will demonstrate
how using a small signal model can help the designer to make a more informed choice
of component values. Also, it will show where the stability of the converter is affected
by these choices.
Fig. 2.24 shows the current loop gain of a buck converter with peak current mode
control. The power circuit parameters are the same as for the previous sets of plots,
with M = 1.2 and D = 0.45. The load resistance has been multiplied by a range of
values between 50% and 200% of its nominal value of RL 1.0. Clearly the stability
of the current loop is unaffected by the load changing, since at the crossover frequency
the gain is invariant.
The main effects of increasing the load resistance are to increase the Q of the L-C filter
resonance and to decrease the low frequency current loop gain. The latter will
adversely affect the ability of the converter to regulate the inductor current accurately.
Fig. 2.25 shows the current loop phase response as RL varies from 0.5.0 to 2.0. The
only notable feature here is that the middle frequency band phase lead becomes larger
for higher values of load resistance. This is of little importance as it does not affect
converter stability.
Fig. 2.26 shows the control to inductor current gain as RL varies from 0.512 to 212.
It can be seen that as RL increases, the low frequency gain dips. This is a direct
consequence of low gain in the open current loop at the higher values of RL. Again this
reflects the inability of peak current mode control to force the inductor current to track
the current program level accurately for high values of RL.
Fig. 2.27 shows the control to inductor current phase as RL varies from 0.5.0 to 212.
31
PWM converter modelling
It is evident here that the load resistance has only a negligible effect on this phase
response.
Fig. 2.28 shows that the DC gain of the control to output transfer function increases
with increasing RL. With a typical voltage loop crossover frequency of 10 krads', it
can be seen that RL may have some small effect on the crossover frequency and this
must be accounted for in any design.
Fig. 2.29 is the most important of the current set of responses. It shows the control
to output phase as RL varies from 0.5.0 to 2.0. It can be seen that RL significantly
affects the phase around the normal loop crossover frequency of 10 krads'. This will
have an adverse effect on the phase margin in the voltage ioop at high values of RL.
Voltage loop compensation should therefore be designed for stability at high values of
RL as the worst case condition.
Fig. 2.30 shows that low frequency audio susceptibility gain increases with increasing
RL . This must be considered in the design where line regulation is important for an
application. At high frequencies, the load has no effect on the response.
Fig. 2.31 shows the audio susceptibility phase as RL varies from 0.5.0 to 2.0. The
only effect is seen in the middle frequency band where increasing RL reduces the phase.
This has few implications for the design of the converter.
Fig. 2.32 shows, as expected, that the DC output impedance gain increases with
increasing RL . At high frequencies, RL has no effect on this response. This should
therefore be considered in a design where load regulation is important.
Fig. 2.33 shows the output impedance phase response as RL varies from 0.5.0 to 2.0.
In the middle frequency band the phase decreases with increasing RL . This is due to
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the pole at &-.-1/(RLC).
Figs. 2.24 to 2.33 have demonstrated how a changing load can affect the various
converter transfer functions. In most designs, however, the load is part of the
specification and must simply be accounted for in terms of ensuring stability. In
contrast, other power circuit components such as the capacitor, the inductor and the
capacitor ESR may be chosen in order to optimise a converter for a particular
application.
Buck converter output voltage ripple depends on both the filter inductance and the
capacitance. It is therefore possible, for example, to adjust the exact values for L and
C in a design and still meet the given output ripple specification. The inductor and
capacitor, however, affect the five converter transfer functions in different ways, so
it may be possible to gain some advantage by increasing one or other in a given
application, depending on the design priorities. The following section examines the
effects of varying the filter capacitance.
2.2.5 Effects of varying the filter capacitance
Fig. 2.34 shows the current loop gain for a range of values of the filter capacitance
between 50% and 200% of its nominal value of C=400LF. Increasing C reduces the
filter resonant frequency and at the same time increases the Q of the filter. Both these
effects have no bearing on the stability of the current loop since at the crossover
frequency the gain is invariant. The DC gain is also unaffected.
Fig. 2.35 shows the current loop phase as C varies from C=200F to C=800F. The
change in phase shift through the filter resonance has little bearing on converter design,
since it has no significant effect around the current loop crossover frequency.
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Fig. 2.36 shows that varying C causes only a minor change in mid-band gain in the
control to inductor current response. This has no significant effect on the ability of the
converter to force the inductor current to track the current program level accurately.
Fig. 2.37 shows the control to inductor current phase to be virtually unaffected by the
variations in C.
Fig. 2.38 shows the control to output gain as C varies from 50% to 200% of its
nominal value. It can be seen that the pole at o—l/(RLC) moves lower in frequency
for higher values of C. This makes the gain at the normal crossover frequency of
around 10 krads' higher for lower values of C, which should be accounted for in
designing the voltage loop compensation.
Fig. 2.39 shows the control to inductor current phase as C varies from 50% to 200%
of its nominal value. This response is important since it shows that the phase at 10
kradc' drops significantly lower for higher values of C. This reduces the phase margin
in the voltage loop and must be accounted for in designing the loop compensation. The
gain and phase plots together indicate that a higher voltage loop crossover frequency
may be possible, using a smaller value of filter capacitance, to achieve a given phase
margin.
Fig. 2.40 shows the audio susceptibility gain for C=200pF to C=800/1F. It can be
seen clearly that mid-band gain is lower for higher values of C, but that DC and high
frequency gain is unaffected. It will be seen later that increasing the value of the filter
inductance is a better way of increasing the audio attenuation.
Fig. 2.41 shows the audio susceptibility phase for C=20012F to C=800/1F. Although
the phase does vary markedly with C, this response has little bearing on converter
design.
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Fig. 2.42 shows the output impedance gain for C-2C4tF to C=800/1F. It can be seen
that the middle to high frequency gain is attenuated quite effectively by increasing C.
It will be seen later that increasing the filter inductor is far less effective in reducing
output impedance gain.
Fig. 2.43 shows the output impedance phase for C=200F to C=800F. Changing
C does affect the phase quite significantly, however this has very little bearing on the
design of the converter.
2.2.6 Effects of varying the filter inductance
Fig. 2.44 shows the current loop gain for a range of values of L between 50% and
200% of the nominal value of L=37.5p.H. It can be seen that increasing L reduces the
filter resonant frequency and increases the DC gain of the current loop. Note also that
increasing L has no effect on the stability of the current loop, since the gain at the
crossover frequency is invariant.
As always in a current mode control system, increasing the low frequency gain of the
current loop improves the accuracy with which the inductor current tracks the current
program level. Thus, for example, increasing L can counteract the effects of low
current loop gain caused by a high value of load resistance.
Fig. 2.45 shows the current loop phase for L=18. 75jH to 75H. It can be seen that
the phase does vary with L around the filter resonance, however this does not affect the
stability of the current loop since at the crossover frequency the phase is independent
of L.
Fig. 2.46 shows the control to inductor current gain for L=18. 75/AH to 75jiH. Clearly
the gain is flatter at low frequencies with a larger value of L, reflecting the higher gain
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under these conditions in the open current ioop. This will produce better inductor
current tracking of the current program level, at higher values of L.
Fig. 2.47 shows the control to inductor current phase. Clearly only a minor change
occurs to the phase in the middle of the frequency range and this has little bearing on
the system design.
Fig. 2.48 shows the control to output transfer function gain for L=18. 75/1H to 75aH.
Only a small change is present in the low frequency gain as L varies and this has no
significant impact on voltage loop compensation design.
Fig. 2.49 shows the control to output phase. As L varies, only a small change in phase
occurs in the middle frequency range. This may have a very slight effect on the phase
margin of the voltage ioop, but should be accounted for in designing the voltage loop
compensation.
Fig. 2.50 shows the audio susceptibility gain for L=18. 751H to 75/2H. This response
is important because it confirms that, unlike the filter capacitor, increasing the inductor
value has an attenuating effect on the audio gain right across the frequency spectrum.
Thus, if line regulation and output noise are important in an application, increasing the
inductance is an effective method of meeting the specification.
Fig. 2.51 shows the audio susceptibility phase for L=18. 75jiF! to 75/2H. It can be seen
that the phase hardly varies with L and this is unimportant in terms of system design.
Fig. 2.52 shows the output impedance gain as L varies from 50% to 200% of its
nominal value. A small amount of attenuation can be observed at low frequencies for
low values of L. However, this attenuation is insignificant when compared to that
obtained by using integral action in the voltage ioop compensation. This will be
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confirmed in section 2.2.8.
Fig. 2.53 shows the output impedance phase for L=18. 75/2H to 75pH. Very little
phase shift can be observed as L varies and this has little bearing on the converter
design.
2.2.7 Effects of varying the filter capacitor ESR
One last power circuit parameter which may be varied is the ESR of the filter
capacitor. This parameter depends on the quality, type and value of capacitor chosen.
Figs. 2.54 to 2.63 show the effects of varying the ESR from 50% to 200% of the
nominal value of R=14mt2 for the five main transfer functions. Evidently, the open
current loop and control to inductor current responses are virtually unaffected by
varying ESR.
Fig. 2.58 shows the control to output gain for R = 7mt2 to 28m12. It can be seen that
increasing the ESR raises the high frequency gain substantially, however this occurs
above the voltage loop crossover frequency of around 10 krads4 and thus does not
affect the stability of the voltage loop.
Fig. 2.59 shows the control to output phase for R = 7mt2 to 28m.Q. At high
frequencies the phase rises with increasing R. It can be seen around lOkrads' that
increasing the ESR actually has a stabiising effect on the voltage loop, raising the
phase margin slightly.
Fig. 2.60 shows the audio susceptibility gain for R = 7mQ to 28m.Q. At high
frequencies increasing R has a detrimental effect on the audio gain. However, this is
likely to be unimportant in the design of a buck converter, since if the audio
susceptibility was critical to a particular application, the slope compensation could be
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chosen to null it completely.
Fig. 2.61 shows the audio susceptibility phase for R= 7mt2 to 28mD. Although the
phase does vary at high frequencies this is unimportant to the converter design.
Fig. 2.62 shows the output impedance gain for R= 7mQ to 28mD. This response
shows in many ways the most serious effect of increasing R. At high frequency the
output impedance gain is given by 2OLog10(R) dB. So in response to a step load
change the ESR determines the initial deviation of the output voltage V= iI0R.
Using a good quality filter capacitor with a low ESR value will therefore reduce the
peak deviation of the output voltage in response to a step load change.
Fig. 2.63 shows the output impedance phase for R = 7mQ to 28mQ. This response
confirms the large effect that varying the ESR has at high frequency, although the
phase itself is unimportant to the converter design.
Figs. 2.24 to 2.63 have shown the effects of varying some of the power circuit
component values for a peak current mode controlled buck converter. These results
are not intended to be exhaustive, but simply to demonstrate how this type of small
signal modelling may be used as a design tool and to give a good understanding of how
a current mode control system works. Since the model can be adapted easily to analyse
a whole range of PWM converter topologies, using a variety of different current mode
control schemes Rid1ey - 1990] it provides the designer with a powerful tool.
2.2.8 Effects of closing the voltage loop
Finally in this section on peak current mode control modelling, it is useful to show how
the model can predict the various converter responses with the voltage loop closed.
Figs. 2.64 to 2.73 show the five converter transfer functions with the voltage loop
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closed. The power circuit parameters again have the same nominal values as before,
but the effects of varying the converter duty ratio from D = 0.1 to D 1.0 are studied.
It is not meaningful to analyse the current loop or control to inductor current responses
with the voltage loop closed. Instead, the current loop dynamics are normally
incorporated into the control to output transfer function. This transfer function, as well
as the voltage loop compensation, then forms the open voltage loop gain from which
the closed voltage loop stability and dynamics can be determined. For the purposes of
this analysis the voltage loop compensation consists of a DC pole and a zero at the
filter resonant frequency.
Fig. 2.68 shows the open voltage ioop gain. Note the high gain at low frequency
which is essential if tight voltage regulation is to be achieved. Also, note how the
double pole just makes the gain touch 0 dB at half the switching frequency. This
illustrates how any further increase in compensator high frequency gain would cause
sub-harmonic oscillation. As described earlier, with voltage loop compensation present
the crossover frequency in the voltage loop is about 10 krads' for all values of D.
Fig. 2.69 shows the open voltage loop phase. The effect of the compensator pole at
DC can be seen at low frequencies, where the phase is -90°. Also, positioning the
compensator zero at the filter resonant frequency gives just over 65° phase margin at
the loop crossover frequency of 10 kro4s'.
Fig. 2.70 shows the audio susceptibility gain with the voltage ioop closed. Clearly,
the voltage loop compensation directly attenuates the low frequency gain, providing
good DC line rejection. As mentioned earlier, however, this attenuation of the audio
gain may be unimportant in the design of a buck converter if the correct amount of
slope compensation is chosen to give a complete null.
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Fig. 2.71 shows the audio susceptibility phase with the voltage loop closed. Note the
90° lead at low frequencies due to the compensator integral action. This response is
otherwise unimportant for design purposes.
Fig. 2.72 shows one of the most interesting properties of closing the voltage ioop. It
can be seen that the output impedance gain is directly attenuated at low frequencies by
the voltage loop compensation. This illustrates the importance of maximising both the
gain and bandwidth of the compensation network if a good response to load transients
is required. Once again though, it should be noted that the voltage ioop cannot
attenuate the high frequency output impedance. This depends solely on the ESR of the
filter capacitor.
Fig. 2.73 shows the output impedance phase with the voltage ioop closed. Again, a
90° phase lead is present at low frequencies due to the integral action of the voltage
loop compensation. At half the switching frequency, a resonance is apparent in the
phase response. This is most significant at high duty ratios, however the output
impedance phase has little importance for the converter design.
2.3 MODELLING AVERAGE CURRENT MODE CONTROL
Average current mode control has become increasingly popular. Several advantages
over peak current mode control, including higher current loop gain at low frequencies
and better noise immunity, have been described [Dixon - 1990]. It is therefore a useful
exercise to implement a model for average current mode control and to compare the
characteristics of the two systems. This section makes the necessary changes to the
peak current mode control model.
The model for peak current mode control discussed so far can be extended to model
average current mode control [Tang, Lee and Ridley - 1992]. Differences between the
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two models to account for the change in control scheme can be seen when comparing
the Simulink block diagram for average current mode control shown in Fig. 2.74 to
that used for peak current mode control shown in Fig. 2.1.
A slightly different modulator gain Fm is used for average current mode control to
account for the filtering action introduced by an integrating current amplifier in the
current loop. Also a DC integrator pole and a zero at w= are included in the
current loop, along with a pole at the switching frequency in the voltage loop. Feed-
forward blocks Kr and Khave new values (appendix 3) to take account of the filtering
action of the current loop compensator. A detailed derivation and discussion of these
changes to the model has already been presented [Tang, Lee and Ridley -1992].
To gain an idea of how average current mode control differs from peak current mode
control in terms of loop responses, a series of responses have been simulated using a
buck converter with the same power circuit parameters as discussed in section 2.2.
Before discussing these results, it is important to note the strategy employed to
determine the current loop compensation.
A pole at DC has been included to give integral action with transfer function /s. A
zero has also been placed at the L-C filter resonant frequency = (LC) ½ rads' to
prevent excessive phase shift in the current loop at half the switching frequency. This
does not represent an optimum choice necessarily, but it will give a good idea of the
responses likely in a practical system. Finally a pole has been placed at the switching
frequency to simulate the practical case where this would attenuate any noise spikes
appearing on the current sense waveform.
Integrator gain to is the last part of the compensation to be determined. This has a
great effect on the high frequency dynamics of the closed current loop. In particular
the damping of the double pole at half the switching frequency in the control to output
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transfer function can be controlled directly by w. For these responses a value for ,
has been selected to give a Q of ten at the worst case duty ratio of 0.1 via Eqn. 7.
Sa(i) =
VgR s
2	 nave
L(oTQ	 (J).n z S
Eqn. 7 has been obtained by rearranging Eqn. 25 quoted by [Tang, Lee and Ridley -
1992]. It should be noted that increasing Q tends to increase the current loop
bandwidth. However, it will be seen later in this section that a value of 10 for Q is just
low enough to prevent sub-harmonic oscillation in the voltage loop when the duty ratio
is 0.1. The parameters for this model are defined in the Matlab M-file in Appendix 3.
Fig. 2.75 shows the current loop gain for D = 0.1 to 1.0. The interesting point here
is that the integral action in the current loop compensator causes much higher gain at
low frequencies, compared to the peak current mode control response shown in Fig.
2.14.
At half the switching frequency the gain is unaffected by the current loop
compensation, since the compensator zero is well over a decade lower in frequency.
Note that when D=0.1 the gain at half the switching frequency is just below zero dB.
This sets the damping of the double pole at half the switching frequency in the control
to output transfer function, showing that for high values of D, this damping is
increased.
A further point to note is that, due to the pole at the switching frequency, the current
loop gain is no longer inversely proportional to D for average current mode control.
It is in fact a fairly complicated non-linear function of D. The effect of this is
modelled by the modified duty cycle modulator gain Fm=1/Ts(S,.ve+S).
(7)
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Fig. 2.76 shows the current loop phase for average current mode control with D=0.1
to 1.0. It can be seen that this phase is virtually unaffected by D. At low frequency
the integral action in the current loop compensator produces a phase lag of 90'
compared to the peak current sensing response of Fig. 2.15. By half the switching
frequency the phase shift due to the compensator is negligible and the phase crosses the
-180° line as before. This demonstrates that further increasing w and therefore the
current loop gain would quickly produce sub-harmonic oscillation at half the switching
frequency for low duty ratios.
Fig. 2.77 shows the control to inductor current gain for D = 0.1 to 1.0. Peaking at half
the switching frequency can be observed, with the lowest damping when D = 0.1. This
shows that at higher duty ratios the damping increases and the roll-off begins at lower
frequencies.
Comparing average current mode control (Fig. 2.77) with peak current mode control
(Fig. 2.16), average current mode control has a flatter response at low frequency but
dips in the mid band. Peak current mode control, however, dips at low frequencies but
is flatter in the mid band. Both systems exhibit resonances at half the switching
frequency, and although the damping has not quite been set at an equivalent value in
both plots, a similar range of curves can be observed in each.
Contrary to some assertions [Tang, Lee and Ridley -1992], average current mode
control does not appear to have a flatter control to inductor current response than peak
current mode control, at least approaching half the switching frequency. In both
systems there is considerable variation of flatness as the duty ratio varies. The only
way to guarantee a virtually flat response out to half the switching frequency is to
reduce greatly the range of duty ratios over which the converter can operate.
An interesting point to note is that while the worst case for stability is D -1 for peak
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current mode control, it actually occurs as D-0 for average current mode control. This
appeais to be purely a function of the control circuit, since the power circuit topologies
and components used are identical in each case. This must therefore have some
implications for the choice of control circuit where an application demands operation
near one or other of the duty ratio limits, average current mode control being more
appropriate nearD=1.0 and peak near D=0.
Fig. 2.78 shows the control to inductor current phase for D=0.1 to 1.0. The main
difference between this and the response of peak current mode control shown in Fig.
2.17 is that at high frequencies there is an extra 9(1' phase shift, due to the current loop
compensator pole at the switching frequency. The phase response for both systems is
almost flat, providing a good approximation to an ideal current source up to about
w=10 krads'.
Fig. 2.79 shows the control to output gain for D=0.1 to 1.0. This is simply the same
as the control to inductor current response but multiplied by the load/capacitor filter
transfer function Z. The interesting point to note here is that the gain at half the
switching frequency does not quite reach 0 dB even at D = 0.1. Thus restricting to
give a double pole Q of ten has just been sufficient to prevent sub-harmonic oscillation.
Fig. 2.80 shows that, as expected, the high frequency phase approaches 
-27(1'
compared to the -180' in the peak current mode control transfer function of Fig. 2.19.
Again the response has the same features as the control to inductor current, except for
the additional contribution from the load/capacitor filter.
Fig. 2.81 shows the audio susceptibility gain for D=0.1 to 1.0. This differs
significantly from the response of the peak current mode control system shown in Fig.
2.20. There is a roll-off of 20 dB/decade at low frequencies due to the integral action
in the current loop in the average current mode control system. This is, however,
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more than compensated for by the fact that in the peak system, the amount of slope
compensation used has almost nulled the audio response. This type of null is also
reported to be possible [Tang, Lee and Ridley - 1992] in the average current mode
control system. However, the required values of e' and w• to achieve an exact null
are difficult to find.
It is again apparent that gain peaking at half the switching frequency is most severe at
the high line condition in average current mode control. This is in contrast to peak
current mode control where it is most severe at the low line condition.
Fig. 2.82 shows the audio susceptibility phase for D = 0.1 to 1.0. At DC there is a 9U'
phase lead present, due to the integral action in the current loop. By half the switching
frequency, however, the current loop compensator zero has reduced this lead to U',
bringing the overall phase down to approach -180' at high frequency.
Fig. 2.83 shows the output impedance gain forD = 0.1 to 1.0. At high frequency, this
matches exactly the response of the peak current mode control system shown in Fig.
2.22. The differences occur at low frequency, where average current mode control is
independent of D but peak current mode control gain drops off at low duty ratios, due
to the same effect in the control to output transfer function. In contrast, peak current
mode control has a flat control to inductor current response at low frequencies, and this
is apparent in the output impedance response. Also, in the middle frequency range the
average current mode control response varies with D slightly, due to the slight dip in
the control to inductor current response at those frequencies.
Neither of these minor variations is greatly significant in terms of deciding which
controller produces the best results. However, if anything the peak current mode
control system has a lower output impedance at low frequencies when operating at low
duty ratios.
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Fig. 2.84 shows that the output impedance phase response varies only slightly as the
duty ratio varies between D 0.1 and 1.0. Again this gives average current mode
control no serious advantage or disadvantage compared to the peak current mode
control response shown in Fig. 2.23.
Figs. 2.75 to 2.84 have compared the types of response generated by average current
mode control to those produced by peak current mode control. Several differences
have been highlighted and these will now be summarised. In terms of output
impedance, peak current mode control produces a slightly better response, mainly at
low frequencies. Audio susceptibility is undoubtedly better with peak current mode
control for a buck derived topology, since a complete null is theoretically possible.
For other configurations, the choice is not so clear cut. In fact, the only response in
which average current mode control out-performs peak current mode control is that of
the control to inductor current.
Here the advantage is not particularly that a flatter response is possible at approaching
half the switching frequency. It is really that the response of average current mode
control is much flatter at lower frequencies, for example around the 50Hz mains
frequency. This is due to the much higher current loop gain that average current mode
control has, compared to peak current mode control at that frequency. This means that
the average current mode control system is far better at forcing the line current in boost
type converters to follow the shape of the line voltage. Thus average current mode
control is more suitable for unity power factor pre-regulators than peak current mode
control.
2.4 CONCLUSIONS
Stability of the current ioop for all duty ratios is highly desirable, since this provides
for good regulation and dynamic performance over the widest possible range of line
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voltages and load currents. A lack of a tendency to sub-harmonic oscillation would
also be a useful property of the new digital control strategy. This could be achieved
by ensuring that the up and down slopes of the inductor current do not directly affect
the converter duty ratio.
Accurate control of the average inductor current via high current loop gain would
provide performance in high power factor, low harmonic distortion regulators
comparable to that of average current mode control. The ability to completely null the
audio susceptibility in buck derived topologies would also give line rejection
performance similar to that of peak current mode control. Lastly, pulse by pulse
current limiting would be useful, along with the ability to current share in parallel
converter configurations.
Most of the features discussed above exist in one or more of the control schemes
already reviewed. Unfortunately, not all of them are present in any one. This therefore
provides ample motivation for the proposed new digital control strategy.
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Figure 2.1 Simulink model for a peak current mode controlled buck converter
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Figure 2.6 Control to output gain for peak cmc with M=1 to 10,000
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Figure 2.7 Control to output phase for peak cmc with M=1 to 10,000
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Audio susceptibility gain for peak cmc with M=1 to 10,000
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Audio susceptibility phase for peak cmc with M=1 to 10,000
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Figure 2.10 Output impedance gain for peak cmc with M=1 to 10,000
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Figure 2.11 Output impedance phase for peak cmc with M1 to 10,000
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Figure 2.13 Control to output gain for peak cmc with R.=1.35E-5 to 13.5
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Figure 2.14 Open current loop gain for peak cmc with D=0.1 to 1.0
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Figure 2.15 Open current loop phase for peak cmc with D=0. 1 to 1.0
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Figure 2.16 Control to inductor current gain for peak cmc with D=0. 1 to 1.0
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Figure 2.17 Control to inductor current phase for peak cmc with D=0.1 to 1.0
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Figure 2.18 Contol to output gain for peak cmc with D=0. 1 to 1.0
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Figure 2.19 Contol to output phase for peak cmc with D=0.1 to 1.0
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Figure 2.20 Audio susceptibility gain for peak cmc with D=0. 1 to 1.0
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Figure 2.21 Audio susceptibility phase for peak cmc with D=0. 1 to 1.0
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Figure 2.22 Output impedance gain for peak cmc with D=0. 1 to 1.0
OUTPUT IMPEDANCE PHASE
-20
LU
LU
LU
-40
LU
U)
0
-60
•	 lulls
D=O.6	 : :
__________________	
• uuu III
DrO.4 _________________
trO.3	 : :
DrO.2	 : •'
r=o.1	 • :	 : - --
I	 I	 I	 111111	 I	 I	 I	 111111	 I	 I	 III
'I
-AD
10 1	 102	
-iO3	 in4	 iü
FREQUENCY (rad/s)
Figure 2.23 Output impedance phase for peak cmc with D=0. 1 to 1.0
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Figure 2.24 Current loop gain for peak cmc with RL=0.5 Q to 2.0 Q
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Figure 2.25 Current loop phase for peak cmc with R=0.5 Q to 2.0 Q
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Figure 2.26 Control to inductor current gain for peak cmc with RL=0.5 Q to 2.0 Q
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Figure 227 Control to inductor current phase for peak cmc with RL=0.5 Q to 2.0 Q
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Figure 2.28 Control to output gain for peak cmc with RL=0.5 Q to 2.0 Q
CONTROL TO OUTPUT PHASE
0
i	 -_?—.t1—t--._	 111111111	 I	 11111111	 I	 1111111
,t	
II	
I
I	 liii,
111111111	 IIIIIIIII	 11111111
	LO.€.ohm	 :	 ::::::::	 :	 :::::::
1	
.rO.?ohrn	 ___________________ 	 111111111	 I	 11111111
:1:::
	
-- r JflLQ.9 ohm	 —l— ,-I—rnrl--------r 1',	 —	 r ,—rrrl,
I	 r1.O chin
	
1111,1111	 111111111	 I	 II
	
: ::	 :	 :	 ::::
	
1.4 ohm	 I	 I	 I I I I III	 I	 I	 I I I I III	 I	 I I I I II
	I JtLrl.6 ohm
	 -- - —	 I	 I	 I I I I III	 I	 I	 I I I I III	 I	 I I I I II
RL1 8 o1m
	
I RI.2.O ohio	 ---.---------..—.——	 111111111	 111111111	 11111111
-200	 I
10 1	 02	 in3	 in4	 in5	 106
FREQUENCY (rad/s)
Figure 2.29 Control to output phase for peak cmc with RLO.5 Q to 2.0 Q
102	 in4	 io
-40
-60
-80
-100
102	 io	 iO4 io5	 106
200
1 0
c,J
LU
LU
0
LU
LU
5o
0
0
"	 O.5om	 TTTI-fllr----------T1TT:T
	
RLO.6ohm	 : : : :::::	 :	 : : : :H::
I	 11111111	 III	 11111	 I	 1111111
____________	
I
	
O.9ohm	
: : : H:::	 :	 : :::::	 :	 :
- -- . ff.r1.O
	
--:- +-:-:-:-::-------: -:- 	 +---------
I	 11111111	 I
I	 I	 111111	 I	 I	 I	 111111
I	 ........ -	 I	 I	 111111	 I	 I	 I	 11111
	
Lt8om ...............................:	 :	 : : :::	 :	 :	 :	 :
101
I I II
10610	 l0	 l0
AUDIOSUSCEPTIBILITY GAIN
-20
.__..L.__.J...L.L..J.	 PAL....	 __J__J_lI I I II I	 IulIllIll
- - I -	 I	 J
- - C	 - C	 a .. - - -	 - = __LS	 A - - - S - - - A -------------- A
	
SA	 - -	 -
::::::::	 :	 ::::::::	 :	 ::::::::
	
I	 uiiiia	 I	 I	 I	 111111	 I	 I	 1111111	 I	 I	 liii...	 I.	 I
	
--	 .=O 5 ohm	 r T tfl -------r^'flrrr
	
I	
.=O.6 ohm	 I	 I	 I I I	 I	 izuiiin	 I	 I	 11111
	
RLO.?ohm
	 _____________ 
I	 I	 111111	 I	 I I 111111	 I	 I I
JLrO hm
	
I.rO.9 :.1,r
	
I	 I	 I	 I I I II I	 I	 P	 I I I	 I	 I I	 .sj I
	
I TL1.O ohm
	
:	 :	 :
	
I:1.2 ohm
	 •-.------.--.--.-.-.--	 : 	 : : : : : :	 : : : • : : :
	
Ja.:1.4ohm	 :	 ::::::::	 :
	
:.16om	 ::::::::	 :
	
•••••••••••••••••••••••••••••••:
	
:	 : : :::	 :	 :	 :	 :	 :	 :::	 :	 :
RLr2Oohmn
-120'---
10 1
FREQUENCY (rad/s)
Figure 2.30 Audio susceptibility gain for peak cmc with RL=0.5 Q to 2.0 Q
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Figure 2.31 Audio susceptibility phase for peak cmc with RL=0.5 Q to 2.0 Q
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Figure 2.32 Output impedance gain for peak cmc with R L=O.5 to 2.O1
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Figure 233 Output impedance phase for peak cmc with RL=O.5 to 2.OL
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Figure 2.34 Current loop gain for peak cmc with C=200 pF to 800 pF
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Figure 2.35 Current loop phase for peak cmc with C=200 jiF to 8001iF
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Figure 2.36 Control to inductor current gain for peak cmc with C=200 pF to 800 j.iF
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Figure 2.37 Control to inductor current phase for peak cmc with C=200 pF to 800 jiF
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Figure 2.38 Control to output gain for peak cmc with C=200pF to 800pF
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Figure 239 Control to output phase for peak cmc with C=200jiF to 800pF
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Figure 2.40 Audio susceptibility gain for peak cmc with C=200pF to 800pF
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Figure 2.41 Audio susceptibility phase for peak cmc with C=200pF to 800pF
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Figure 2.42 Output impedance gain for peak cmc with C=200 pF to 800 pF
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Figure 2.44 Current loop gain for peak cmc with L=18.75 pH to 75 pH
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Figure 2.45 Current loop phase for peak cmc with L=18.75 pH to 75 pH
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Figure 2.46 Control to inductor current gain for peak cmc with L=18.75 pH to 75 pH
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Figure 2.47 Control to inductor current phase for peak cmc with L=18.75 pH to 75 pH
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Figure 2.48 Control to output gain for peak cmc with L=18.75 pH to 75 pH
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Figure 2.49 Control to output phase for peak cmc with L=18.75 pH to 75 pH
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Figure 2.50 Audio susceptibility gain for peak cmc with L=18.75 jiH to 75 pH
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Figure 2.51 Audio susceptibility phase for peak cmc with L=18.75 pH to 75 pH
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Figure 2.52 Output impedance gain 1i • peak cmc with L=18.75 pH to 75 pH
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Figure 2.53 Output impedance phase for peak cmc with L18.75 pH to 75 pH
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Figure 2.54 Current loop gain for peak crnc with Rc=7 mQ to 28 rnQ
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Figure 2.55 Current loop phase for peak crnc with Rc=7 rn Q to 28 rn Q
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Figure 2.58 Control to output gain for peak crnc with Rc=7 rnQ to 28 rnQ
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Figure 2.60 Audio susceptibility gain for peak cmc with Rc7 rnQ to 28 rnQ
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Figure 2.61 Audio susceptibility phase for peak crnc with Rc=7 rn Q to 28 rn Q
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Figure 2.62 Output impedance gain for peak cmc with Rc=7 m Q to 28 m Q
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Figure 2.63 Output impedance phase br peak cmc with Rc=7 m 0 to 28 m 0
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Figure 2.64 Current loop gain for peak cmc with voltage loop and D=0.1 to 1.0
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Figure 2.65 Current loop phase for peak erne with voltage loop and Drn0.1 to 1.0
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Figure 2.69 Control to oip phase for peak cmc with voltage loop and D=0.1 to 1.0
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Figure 2.70 Audio susceptibility gain for peak crnc with voltage loop and D=0.1 to 1.0
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Figure 2.71 Audio susceptibility phase for peak crnc with voltage loop and D=0.1 to 1.0
C:iI._JTP UT IN,,1PED.ANC:E '.AIt•.J
a	 II.....,	 Si	 1111111	 lihi.._S i..l	 111111111
	
::	 :	 :	 :
In	 .Ini.,	 1115111	 1111,115
	
- - - -: -	 -	 niT - - - T
	 1 ThI r: - -	 - C TI T r.	 1-rn IT
: :i: IIrII:11:::t :i 71711
:::::::-	 :
	
I Lr=i.i:i
	
--------------------------------------ii.., 	 ala	 111111	 liii	 iris
	
--	 i_l_.LJLLI.J_.......J__L.J_l_Ll_Ij
	
I LItIi1	 ------------------------------------------ liii, 	 II	 1111111
I	 I	 1,11511	 I	 L1r11	 ,	 I	 I	 I	 111111	 I	 I	 I	 11111
I-	 ,	 I	 rn:.?	 _..-...-_-_.-.--_.-- ---------.-•-.•
	 ..•	 I	 I	 I	 I
::::::	 :::
- L__IJL___1 tlnIi	
__L	 __ I _TJILJ___J___	 _L
:iJrI:I.4
	
rIncj.::	 I
	
rc.2	 : :	 :	 :	 :	 :
LInLI I
- 711'--	 ........I
-i1
Figure 2.72 Output impedance gain for peak cmc with voltage loop and D=ft1 to 1.0
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Figure 2.73 Output impedance phase for peak cmc with voltage loop and D=0.l to 1.0
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Figure 2.74 Simulink model of an average current mode controlled buck converter
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CHAPTER THREE
DIGITAL CURRENT MODE CONTROL
A new digital control strategy is presented for high frequency PWM converters ftlolme
and Manning - 1993]. Digital current mode control is a technique in which a digital
processor carries out the entire control strategy in software. Average inductor current
is calculated over each switching cycle and compared to the current program level,
providing true current mode control. Fig. 3.1 shows a block diagram of the digital
current mode control scheme. A detailed description of the technique is given below.
3.1 SAMPLED INDUCTOR CURRENT FEEDBACK
Digital current mode control employs a fundamental method of realising the inner
current loop. All current mode control systems attempt to regulate the average current
flowing in a particular circuit branch, usually in the inductor. The word average
implies that the current is integrated over a certain time period, with the mean value
over this period being the controlled quantity.
The smallest fixed period of time over which the average inductor current is
controllable is the converter switching period. The highest bandwidth feedback signal
which reflects the average inductor current accurately therefore has a staircase
waveform with sampling interval equal to the converter switching period. The height
of each of the steps is equal to the average inductor current over the corresponding
switching cycle.
Unfortunately it is not possible to obtain such a signal in practice due to the time taken
to calculate the average inductor current over each switching cycle. Some delay is
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therefore inevitable between the ideal signal described above and the average inductor
current feedback which can be calculated in practice. This will introduce some phase
delay into the current ioop.
Digital current mode control uses a close approximation to the ideal average inductor
current feed-back described. This exploits the linear nature of the continuous
conduction mode inductor current up and down slopes in the three basic PWM
converter topologies. Fig. 3.2 shows the general form of the inductor current
waveform in these three types of converter. A digital processor reads in samples of the
maximum and minimum values of this waveform for a particular converter. These are
obtained by sampling and analogue to digital conversion. The processor then calculates
the average inductor current, over each switching cycle, via Eqn. 8.
Iave(n) = ---[(Imin(n)+1max(n))D(n) + (Imax(n)+Imin(n+1))D '(n)]	 (8)
Sampling the minimum value of the inductor current each cycle is a simple task, since
this always occurs at the power switch turn on time. The difficulty arises in sampling
the current peak, since this can occur at any time between the start and the end of a
given cycle. A solution to this problem is to sample and hold the peak inductor current
in cycle n as the power switch is turned off and to A/D convert the held value at a
convenient point in cycle n +1. Average current can then be calculated in time to
influence the converter duty ratio in cycle n+2. Implementation of this scheme
requires two sample and hold circuits, so that alternate current peaks can be held by
different devices. A simple circuit and the necessary sample and hold waveforms are
shown in Fig. 3.3.
When the average inductor current in a given cycle Iaye (k), scaled by current sense
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resistance R1, has been calculated, the processor subtracts it from the current program
level 1'(k) to obtain the current loop error signal. This is digital filtered and scaled to
obtain the power switch on-time T(k). T0 (k) is finally written to a PWM sub-system
which uses a set of counter circuits to generate the PWM gate drive signals.
3.2 DIGITAL CURRENT MODE CONTROL CHARACTERISTICS
Using sampled inductor current feed-back to implement the inner current loop produces
a different set of characteristics compared to traditional current mode control methods.
These characteristics are discussed below.
3.2.1 Current loop stabifity and sub-harmonic oscillation
Both peak and average current mode control schemes can have a tendency towards sub-
harmonic oscillation. This is because components due to the up and down slopes of
the inductor current waveform are present in the current error signal. Referring back
to the state-space/sampled data models of Figs. 2.1 and 2.74, this leads directly to the
duty ratio modulator gain Fm in both these schemes being influenced by the up-slope
of the inductor current waveform and hence by the line voltage. In addition to this,
the buck converter current loop gain in regulation includes a term inversely
proportional to the duty ratio. These two factors allow the current loop gain to vary
quite significantly with the line voltage.
Inductor current sampling gain block He (s) also models the effect of the up and down
slopes of the inductor current waveform on the converter duty ratio, producing a
double zero at half the switching frequency in the current ioop transfer function. This
double zero reduces the negative slope of the gain approaching half the switching
frequency, resulting under certain line conditions in the current loop failing to cross
over the 0 dB line. It also provides an extra -90° phase lag at half the switching
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frequency, bringing the total to exactly -18(1' independent of operating conditions.
The combination of the current loop gain varying with line voltage and the phase at
half the switching frequency being -18(1' means that the maximum current loop gain
crossover frequency for stability is half the switching frequency. In the limiting case
of the loop gain failing to cross over, sub-harmonic oscillation occurs at half the
switching frequency.
It was shown in chapter two that selecting appropriate slope compensation in the peak
current mode control scheme, or appropriate integral gain in the current amplifier in
the average current mode control scheme, is sufficient to prevent this sub-harmonic
oscillation from occurring.
With digital current mode control, components due to the up and down slopes of the
inductor current waveform are not present in the current error signal. Duty ratio
modulator gain is therefore not dependent on the up slope and hence is independent of
line voltage.
Similarly He(S) no longer models the dependency of the converter duty ratio on the
slopes of the inductor current waveform. This eliminates the double zero at half the
switching frequency from the current loop transfer function, allowing the gain to
continue on a negative slope right up to half the switching frequency.
Most importantly, however, in the digital current mode control scheme the current loop
phase includes a contribution from the two cycle delay introduced by the sampled
inductor current feed-back. This means that the current loop phase no longer crosses
the -18U line at half the switching frequency. It does in fact cross this line lower in
frequency, indicating that the current ioop gain must also cross lower to prevent
instability according to the Nyquist criterion. The sub-harmonic stability criterion in
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the peak and average current mode control schemes is replaced therefore in the digital
current mode control scheme by a general stability criterion.
Digital current mode control does not require slope compensation to be stable over the
full range of duty ratios. It requires simply that the integrator gain in the current loop
error amplifier is chosen so that the current loop gain crosses the 0 dB line lower in
frequency than the phase crosses -18U' for all line conditions. This will be discussed
further in section 3.2.3.
3.2.2 Inductor current regulation
Due to the sampled inductor current feed-back, digital current mode control does not
suffer from the peak to average inductor current error present in the peak current mode
control scheme. This error occurs because peak current mode control forces the peak
inductor current to track the current program level. Since the difference between the
peak current and the average current varies with duty ratio, except when the slope
compensation is set to Se =S/2, the peak current mode control scheme will often fail
to regulate the average inductor current accurately.
Digital current mode control relies on the high DC gain of the current error amplifier
to regulate the average inductor current accurately. This principle is similar to that
employed by average current mode control, except that in the digital scheme the
current loop error signal is an accurate, if slightly delayed, representation of the
difference between the actual average inductor current over a given cycle and the
current program level. Accurate regulation of the average inductor current in the
digital current mode control scheme makes this technique suitable for high power factor
pre-regulators.
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3.2.3 Line voltage feed-forward
As mentioned in section 3.2.1, the digital current mode control duty ratio modulator
gain is independent of line voltage. It should be noted here that gain blocks K,. afld K1
(see Figs. 2.1 and 2.74) also model the output voltage and line voltage feed-forward
paths created by the effects of the inductor current slopes on the duty ratio. Since, in
the digital current mode control scheme, these slopes do not influence the duty ratio
directly, Kr and K1 are zero.
The only factor in the buck converter current loop transfer function which still varies
with the line voltage is the term equal to the line voltage. This implies that making the
duty ratio modulator gain inversely proportional to the line voltage in the digital current
mode control scheme eliminates the dependency of the current loop gain on the line
voltage, making the loop crossover frequency independent of operating conditions.
This technique is similar to that discussed in section 1.3.2 for line voltage feed-forward
in voltage mode control systems.
Two advantages are gained from the use of line voltage feed forward. Firstly,
providing the current loop is stable at one converter line and load operating point it will
be stable at all operating points. Allowance does not need to be made for worst case
conditions while designing the current loop compensation. The current loop therefore
operates with optimum gain and bandwidth for all line and load conditions. Secondly,
an examination of the feed forward path from the line voltage in the basic digital
current mode controlled buck converter confirms that a null exists in the audio
susceptibility gain when using line voltage feed forward. This null is independent of
the current loop compensation, in contrast to the peak and average current mode
control schemes discussed in chapter one.
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3.3 CLOSING THE OUTPUT VOLTAGE FEED-BACK LOOP
Section 3.1 discussed the sampled inductor current feed-back which forms the basis of
the inner current loop in the digital current mode control scheme. This, however, only
regulates the average inductor current. In order to regulate the output voltage of the
converter, an outer voltage feed-back ioop must be added to the system.
To achieve this, output voltage is sampled in each cycle and AID converted. The
digital processor reads in the value of V(k) and subtracts it from the voltage loop
reference to obtain the output voltage error signal. This is digital filtered and scaled
to give the current program level Vjlc) for the inner current loop.
Closing the voltage loop is a fairly straightforward task compared to that of closing the
current loop. However there is an improvement which can be made to the above
implementation. The output voltage is, under normal operating conditions, held very
close to the voltage ioop reference. The sensed output voltage is normally scaled so
that at its nominal value, the signal level is centred at the mid-point of the AID
converter input range. In other words, only a few least significant bits around the
centre of the A/D converter input range are ever used, a situation which is far less than
optimal.
A solution to this problem is to subtract the output voltage signal from an analogue
voltage reference and to amplify the error by a constant gain c before AID converting
the resulting signal. This makes far better use of the dynamic range of the AID
converter and allows an effectively higher resolution voltage error signal to be derived
within the digital processor. The constant gain can be chosen such that the maximum
allowable voltage error, under normal operating conditions, multiplied by the gain is
equal to half the input range of the AID converter. Under start up or fault conditions,
the output signal is allowed to saturate. A programmable gain amplifier can be used
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to provide the constant gain, allowing software control over the signal conditioning
circuit. Using this system, the digital voltage ioop compensator still shapes the
dynamics of the voltage loop and determines the current program level as before.
3.4 DIGITAL COMPENSATOR DESIGN USING THE a OPERATOR
Digital current mode control makes use of two digital compensators, one in the inner
current loop and one in the outer voltage loop. The purpose of these compensators is
to shape the gain and phase responses of each loop to maximise the gain and cross-over
frequencies whilst maintaining adequate phase margin.
Each compensator is implemented as a a filter [Argarwal and Burrus - 1975]. The o
operator is related to the familiar Z operator via o=Z-1. This means that the filter
block o' represents an accumulation (add and store operation), whereas Z' represents
a delay of one sampling interval. Using o filters to implement the two compensators
of the digital current mode control scheme reduces the computational requirements
compared to using Z filters [Goodall and Forsythe - 1991].
In particular, the o filter solves the problem of high coefficient sensitivity, requiring
shorter coefficient word lengths for a given filter accuracy than the Z filter. This is
especially true at high sampling rates, since the word lengths required for Z filters
increase with sampling rate, whereas those for the o filter remain unchanged. Since
high sampling rates are a characteristic feature of digital current mode control, the use
of o filters for the two compensators is highly recommended.
Both the current and voltage loop compensators have the same general form. Eqn. 9
gives the s domain transfer function, which has a DC pole and a zero. This can be
converted to the o domain via the bilinear transform given in Eqn. 10 to obtain the ö
transfer function of Eqn. 11.
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g[s+ ]
H(s)=	 b
S
28
5-.
h [2 + 81
H(8) = g[1+a0+2a06'}
This leads directly to the o filter shown in Fig. 3.4. This filter can be implemented
using only two multiplications, an accumulation, a left shift of one bit and two
additions. Since the compensator has theoretically infmite gain at DC, precautions
must be taken to prevent wind-up. This occurs when the input signal remains in one
direction for a long period, resulting in the value of the internal variable produced by
the accumulation continuing to increase in size even though the output signal has
saturated. This is analogous to the problem of wind-up in analogue integrators. To
prevent this, the accumulation must be suspended, on saturation of the output, until the
input changes sign. A software method of achieving this is presented in chapter four.
3.5 CONCLUSIONS
Analogue control circuits remain cheap and simple compared with those required for
digital current mode control. They also give near infinite resolution delay free parallel
processing [Goodall and Forsythe -1991]. However, in the right applications digital
current mode control can have several advantages.
Digital current mode control can be applied to all three of the basic PWM converter
topologies discussed in chapter one, as well as their derivatives. Fixed frequency
operation allows it to be employed in noise critical applications. Accurate inductor
current tracking of the current program level also makes it suitable for high input
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power factor, low harmonic distortion regulators.
Digital current mode control can be made stable for all duty ratios, without slope
compensation. Current loop oscillation cannot occur under worst case conditions since
current loop gain does not vary with line voltage. Buck converter audio susceptibility
is theoretically nulled under all operating conditions, independent of the integral gain
of the current loop compensation.
Current sharing in parallel converter configurations can be achieved by writing a
common current program level to each of the converter current control loops. Pulse
by pulse current limiting is not possible without additional circuitry. However,
software current limiting can detect an over current fault and shut down the converter
within two switching cycles.
Adaptive control remains inherently difficult using analogue systems. With digital
current mode control, however, a variety of adaptive schemes are possible. Gain
scheduling has been implemented simply by sampling the input voltage and using this
information to compensate for changes in the line condition. Access can be gained to
most control parameters in software. For example, direct modulation is possible of the
duty ratio and of the signals at the inner current loop summing node. This gives
potential for the investigation of other novel forms of control.
Reduced weight, volume and cost and improved reliability of circuitry are increasingly
important requirements for manufacturers of power converters. Minimising component
count is therefore a key issue. Ultimately, a single chip digital controller will be
available to implement digital current mode control. All the associated monitoring,
protection and fault diagnosis functions can also be performed by the same digital
controller. This will provide for a significant reduction in component count, allowing
cheaper, more reliable converters to be designed.
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CHAPTER FOUR
PRACTICAL IMPLEMENTATION OF A DIGITAL
CURRENT MODE CONTROLLED CURRENT-
FED CONVERTER
4.1 POWER CIRCUIT
A practical circuit implementation of a digital current mode controlled current-fed
converter (CFC) has been designed and constructed. Fig. 4.1 shows a diagram of the
CFC power circuit. The CFC consists of buck switch S 1 which chops the line voltage Vg
to produce a pulse train across free-wheeling diode D2. Input capacitor C12 provides a
low impedance source for current drawn when S is on. Fig. 4.2 shows idealised
switching waveforms for the CFC.
When S1 is on, current rises linearly in inductor L3 and D2 is reverse biased. When S1 is
off, current falls linearly in L3, with D2 conducting. Unlike in the basic buck converter,
the inductor current in the CFC flows into a current-fed H-bridge. This bridge switches
at half the buck switching frequency with a 50% duty ratio, slightly overlapping to ensure
that there is always a path for the inductor current to circulate. During the overlap
periods the inductor current remains constant, since both ends of L3 are effectively
grounded. Inductor current is routed alternately via S4 and S5 and then via S6 and S7
through the primary winding of power transformer T8, with D14 to D17 preventing reverse
current from flowing in S4 to S7. The resulting current flowing in the centre-tapped
secondary winding is rectified by diodes D9 and D1 , and filtered by output capacitor C11,
before flowing through load resistance R13, producing an output voltage V0.
An application of this circuit topology with digital CMC is in transmitter power supplies
for airborne radar systems. In these systems, a tightly regulated output voltage of several
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kilovolts is required. The current-fed converter allows this output voltage to be generated
using a step-up transformer arrangement with multiple secondary windings, connected in
series at the load. This type of topology has been chosen for its usefulness in a real
application. However, it also illustrates the point that digital current mode control is
applicable to any type of PWM converter topology with linear inductor current up and
down slopes, not just the basic non-isolated converters described in chapter one.
For the purposes of demonstrating digital current mode control, a step-down transformer
with a single centre-tapped secondary winding has been employed. This does not alter the
requirements for the control circuit, but it does allow safe bench tests to be carried out
using an output voltage of 5V.
A range of operating conditions have been defined, over which the CFC is designed to
maintain a regulated 5Voutput. This includes line voltages from 8OVto 150V and load
currents from JOA to 15A. Output power is therefore between 50W and 75W. Power
circuit parameters given in Table 4.1 have been designed to maintain continuous inductor
current over the full range of operating conditions.
The power circuit described forms a vehicle for the demonstration of the new digital
current mode control scheme. Attention will now be focused on the design issues
surrounding the practical implementation of the digital control circuit.
4.2 DIGITAL CONTROL CIRCUIT
Fig. 4.3 shows a modular control circuit architecture for digital current mode control.
This architecture contains an analogue data acquisition sub-system, a digital processor
sub-system and a PWM sub-system. The design of each of these will now be considered
separately.
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4.2.1 Analogue data acquisition sub-system
Digital current mode control requires four analogue signals from the CFC power circuit
to be sampled and A/D converted each switching period. These signals are the line
voltage, the output voltage and the maximum and minimum values of the inductor current.
This process is performed by the analogue data acquisition sub-system shown in Fig. 4.4.
A variety of design issues have to be resolved in order to select components for this sub-
system. Resolution is important in sampled data systems, since this defines the accuracy
with which analogue signals can be sampled. This in turn has a significant effect on the
regulation and dynamic characteristics of the converter.
Acquisition time is another important consideration in the design. A switching/sampling
frequency of 75 kHz allows the digital processor only 13.33 ps each cycle to sample all
the relevant signals, A/D convert them and calculate the duty ratio of the buck switch.
It is therefore important that the acquisition time is as short as possible. Cost would also
normally be traded-off against resolution and acquisition time. However, for the purposes
of this part of the research, cost is the least important factor. The idea is simply to
demonstrate the technical feasibility of the digital current mode control scheme, and to
demonstrate its advantages using a practical circuit. For this reason, a 12 - bit, 1us
conversion time A/D converter, with a built in sample and hold circuit, has been selected
to form the back-bone of the analogue data acquisition sub-system. This also exhibits
excellent linearity and no missing codes over its full analogue input range of 0 Vto 10 V.
To complement the AiD converter, two sample and hold circuits have been chosen for the
inductor current sampling, with acquisition times of less than l.Sps. These are employed
in the configuration described in chapter three and shown in Fig. 3.3. In addition, an eight
channel multiplexer (MUX) has been selected for its low on-resistance, fast channel
switching and digital processor interface.
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Isolation has been maintained throughout the CFC design. This reduces the level of
conducted interference affecting the digital controller, as well as allowing the CFC output
to float relative to its input. Fig. 4.4 shows the isolation of the three analogue signals
required by the digital current mode control scheme. The inductor current is sensed by
a Hall effect DC current sensor, allowing dynamic duty ratios right down to zero. If a
current transformer had been used for this purpose, a minimum duty ratio would have
been imposed on the CFC to ensure proper reset of the transformer core each switching
cycle.
Line voltage sensing has been implemented using a similar Hall effect device to measure
current flowing through a sense resistance. This gives a linear relationship between actual
and sensed line voltage over a wide range of line voltages which is important to the
effectiveness of the line voltage feed-forward. The particular sensor used unfortunately
has a time constant in the region of 4Ous which slows down the response of the CFC to
line transients. This problem will be discussed further in chapter six. Output voltage
could have been sensed using an opto-coupler for isolation. However in this particular
implementation, use has been made of a 1 Q fixed resistance in the load, allowing a Hall
effect current sensor to once again provide the necessary isolation. The exact method of
providing isolated sensed signals referenced to control circuit ground is not particularly
significant to the design of the digital controller itself. The idea is simply to provide an
analogue data acquisition sub-system capable of sampling signals from the variety of
sensors which different power circuits may require.
Great care has also been taken in the design of separate control circuit grounds. Analogue
and digital power supply grounds and analogue signal ground are joined in one place only,
close to the ND converter. Each integrated circuit also has its own decoupling capacitor
mounted close to its supply pins, to minimise the amount of high frequency noise present
on the various grounds.
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The interface between the digital processor sub-system and the analogue data acquisition
sub-system consists of a data bus and a set of appropriate control signals. These signals
include the necessary chip select, MUX address, sample and hold and start A/D
conversion signals.
4.2.2 Digital processor sub-system
In a digital current mode controlled PWM converter, the highest switching frequency
which can be achieved depends on the speed with which the digital processor can execute
instructions. In the practical system built for this research, the switching frequency was
originally designed to be 150 kHz. This was subsequently reduced to 75 kHz because the
fastest processor available could not perform the necessary calculations in the time
allowed. One of the reasons for this was the overhead in terms of processor time required
to implement the direct digital loop gain measurement technique presented in chapter five.
However, this illustrates the point that the processor can never be too fast for
implementing digital current mode control, since any spare processor time can be used
profitably by auxiliary thnctions. These functions might include system monitoring,
protection and adaptive control.
In the practical digital control circuit, the digital processor eventually chosen was a DSP
device with an instruction cycle time of 25 ns. This illustrates that for high bandwidth
digital control of a PWM converter, the type of processor normally associated with
electro-mechanical control is several orders of magnitude too slow for the task. A further
rough inference of the figures given is that around five hundred assembly language
instructions must be executed each switching cycle to implement digital current mode
control and its auxiliary functions. The precise figure will vary with the instructions
available for use on a particular processor.
Apart from the instruction cycle time, several other important factors influence the choice
108
Practical implementation of a digital current mode controlled current-fed converter
of processor for digital current mode control. For example, 8-bit, 16-bit and 32-bit
processors are widely available at present. These again divide into those with fixed or
floating point maths capabilities. Of these, 8-bit devices are inappropriate due to the need
for complex multi-precision arithmetic. However, 16-bit or 32-bit processors are
appropriate.
The DSP device chosen for this research is a 16-bit fixed point processor, the Texas
Instruments TMS320051 [Texas Instruments - 1991]. This has a single cycle 16-bit x 16-
bit multiply instruction as well as zero overhead looping which speeds up a 16-bit binary
division routine. It also has 2 k of on-chip RAM to allow code to be run at full-speed
with no wait-states. Inputloutput on this device is achieved via a 16-bit external data bus,
with memory and peripheral addresses being decoded via the 16-bit address bus. Standard
bus control signals and a single software controlled external flag allow A/D conversions
to be initiated and the resulting data to be read into the processor. Similarly, the switching
frequency and duty ratio can be written to external registers controlling the PWM sub-
system.
The board level architecture described allows different sub-systems to be modified without
affecting the operation of the remaining sub-systems. It should be noted here that much
of the board space required is dedicated to the address, data and control buses. This
situation could be transformed if one or more of the separate sub-systems was integrated
onto the same chip as the digital processor. Ultimately, a single chip digital controller will
be possible in which it is no longer necessary to bring the address and data buses off the
chip. This will save a great deal of board space, increase the reliability and reduce the cost
of the digital controller required to implement digital current mode control. It is with this
aim in mind that the architecture of the digital controller has been designed to be
independent of any particular type of PWM converter power circuit.
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4.2.3 PWM sub-system
Digital current mode control calculates the filtered current loop error signal in software
within the digital processor. However, there is no need to convert this signal into
analogue form, only to produce a digital signal again to drive the buck switch. Instead of
this, digital words corresponding to the switching frequency and the switch duty ratio are
written to a PWM sub-system. This uses a set of counter circuits and flip-flops to
generate the gate drive signal directly. The same principle also applies, using some
additional combinational logic, to the generation of any other gate drive signals required
by a particular converter. For example, gate drive signals for the CFC bridge. In this
way, the potential for noise interfering with the digital current mode control circuit is
reduced.
Fig. 4.5 shows the basic building block for the PWM sub-system. One counter sets the
period of the PWM output, while the other sets the pulse width. Using a number of these
blocks with appropriate combinational logic allows the digital processor software to
generate a wide variety of switching patterns. Resolution of the PWM output depends
on the accuracy with which the pulse width can be set by the processor. This is set by the
frequency of the clock signal driving the counter circuits in the PWM sub-system. For
example, in the CFC, the switching frequency is 75kHz and the counter circuits are
clocked at 80MHz. This gives a total of 1066 possible different pulse widths, equivalent
to a resolution of just over 10 bits. At this resolution, pulse width jitter is barely
noticeable in the converter switching waveform. However, as the resolution of the PWM
output decreases the amount ofjitter visible on the switching waveform increases. Pulse
width jitter is not generally of vital importance to the performance of the converter as long
as it is kept to a reasonable level. This is because the filtering action of the analogue
power circuit prevents it from significantly affecting the converter output voltage.
Synchronisation of clock sources between the three sub-systems in the digital controller
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is of vital importance. If this is not achieved, beat frequencies will be generated and the
entire control circuit will be unreliable and difficult to debug. Synchronisation has been
achieved in the practical digital controller by using the highest clock frequency as the
system clock. In this case, the highest frequency clock is that used for the PWM sub-
system counter circuits. This is divided down to obtain the DSP clock input and all other
system clocks.
Synchronisation between the digital processor and the CFC switching frequency is also
fundamental to the correct operation of the digital current mode control scheme. This has
been achieved by using a signal generated by the PWM sub-system as a timer interrupt to
the DSP. This ensures that accurate timing of events within a given switching cycle can
be achieved in software. The timer interrupt signal also initiates an A/D conversion of the
minimum value of the inductor current, since this always coincides with the start of a new
switching cycle.
Finally, the digital processor sub-system contains a synchronous serial port. This allows
communication between the digital controller and a personal computer via a synchronous
serial interface card. This link is used for the direct digital loop gain and phase
measurement technique discussed in chapter five.
4.2.4 Fabrication methods
The digital controller designed for the current research has been fabricated on a number
of different printed circuit boards. Because of the nature of the research, this design has
evolved over the course of the project. For this reason, the layout is far less than optimal,
although it has been sufficient to demonstrate the feasibility of the digital current mode
control technique. The ideas put forward in the previous sections have therefore been
intended to communicate experience gained from this research and to suggest how a
second generation digital controller might be fabricated.
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The modular architecture put forward in this chapter lends itself to an implementation
using a separate PCB for each sub-system. However, each of the individual sub-systems
is ideally suited to implementation via a single chip ASIC or FPGA approach. Ultimately
a single-chip digital controller will be possible incorporating all three sub-systems onto a
single chip. This would involve the use of mixed analogue and digital circuitry on a single
device. This process may be made possible in the near future by the availability of DSP
cores with a substantial number of free gates on a single FPGA.
4.3 SOFTWARE
Software for the practical digital controller to implement digital current mode control has
been written in assembly language. This is necessary to achieve the highest possible
switching frequency for the CFC, since assembly code generally runs faster than that
written in high level languages such as "C". A trade off is present here between ease of
programming and speed of code execution. At present speed is the more important design
issue. However, as digital processor performance improves, it may well be desirable to
write the software in "C° or a similar high level language.
4.3.1 Macros and subroutines
To achieve a structured software design, macros [Goodall - 1989] and subroutines have
been widely used in the practical system software. Macros are sets of instructions which
are substituted for given macro names and parameters at assembly time. Hence they do
not reduce the size of programs in the same way that subroutines do. The advantage of
using macros is that there are no associated call and return statements. This speeds up
execution compared to using subroutines. For this reason, macros have been used where
speed is critical, while subroutines have been used elsewhere.
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4.3.2 Coefficient and variable format
A consistent format has been adopted for coefficients and variables within the digital
current mode control software. This has been optimised for implementation using the
TMS320051 digital signal processor. Fig. 4.6 shows the 16-bit coefficient format and the
32-bit variable format. These are designed to ensure that adequate overflow and
underfiow provisions are made for variables within the digital filters. This requirement
represents the worst case, allowing the same format to be used throughout the digital
controller. Underfiow occurs in the digital current mode control process due to the
multiplication of coefficients and variables. The underfiow bits provided are important
because certain variables are accumulated via the ô' operation. Small values can
therefore build up over time to have a significant effect on the converter duty ratio.
Overflow provision is required since the magnitudes of internal variables in low damped
filters can exceed the magnitudes of the input variables by a factor of two in unity gain
filters. This requirement is complicated by the low frequency integral action required by
the digital current mode control process. Extra steps must be taken to prevent integrator
wind-up. This is achieved by suspending the accumulation process, when the magnitude
of the result exceeds the maximum magnitude of the filter output, until the filter input
changes sign. This ensures that the provision of three extra bits is sufficient to limit over-
flow to within the range of filter variables.
Filter coefficients have been designed to implement multiplication of signed variables by
positive fractional coefficients. Coefficients only ever need to be positive and fractional
to provide the type of digital filtering required by the digital current mode control process.
This property has been exploited in developing a simple macro for a 16-bit x 32-bit signed
multiplication.
When reading data from the analogue data acquisition sub-system, the software has to
113
Practical implementation of a digital current mode controlled current-fed converter
take account of the variable format. Twelve valid data bits are read into the processor
with the top four bits of the word undefined. It is therefore necessary to AND the new
data with OFFFH to mask off the top four bits, resulting in a variable in the correct format.
All underfiow bits are also set to zero on reading in new data.
A set of simple macros has been developed to implement 32-bit arithmetic on the 16-bit
TMS32005 1 processor. This complicates the software slightly compared to that which
would have to be written for a 32-bit processor. However, using these macros, 32-bit
arithmetic is perfectly manageable on the TMS32005 1. If a floating point processor were
used to implement digital current mode control, the arithmetic requirements would be
further reduced. Overflow and underfiow of variables would be virtually impossible, so
little attention would need to be paid to the coefficient and variable format.
4.3.3 Division routine
A specialised requirement of the digital current mode control process is the need for a
division routine. This is required to calculate the converter duty ratio and also for the line
voltage feed-forward. The TMS32005 1 implements binary division using repeated
conditional subtract instructions. This process is speeded up substantially by the
availability of zero overhead looping on the TMS320051. A 16-bit binary division
therefore consists of sixteen single cycle instructions. In contrast, a single cycle division
instruction is available on the TMS32OC4O floating point processor. This illustrates the
immense speed improvement made possible by floating point processors, at the expense
of increased cost and complication.
4.3.4 Digital current mode control software
Software has been written, using the techniques described above, to implement digital
current mode control. This section will describe the software to actually implement
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digital current mode control, while the remaining system software will be described in
chapter five.
Fig. 4.7 shows the top level data flow diagram for digital current mode control. The
inputs to the system are continuous signals comprising of the converter line voltage, the
output voltage and the inductor current. A single control output is calculated by the
digital current mode control process. This output is the buck switch duty ratio, which is
a digital signal.
Fig. 4.8 shows the child data flow diagram for the digital current mode control process.
This splits the main process into a set of smaller processes. On reset, the digital processor
is initialised. It then waits for a timer interrupt. Each time this interrupt occurs, the main
program initiates the same sequence of events. Sub-process three samples the input
signals and reads the data into the digital processor. Using this information, the average
inductor current is calculated using Eqn. 8. Voltage loop and current loop calculations
are performed to derive the filtered current ioop error signal and the result is divided by
the line voltage to obtain the buck switch duty ratio.
Figs. 4.9 and 4.10 show child diagrams for the voltage loop calculations and the current
loop calculations respectively. These both involve deriving an error signal and then
performing a set of digital filter calculations. These filter calculations implement the
digital filter structure shown in Fig. 3.4 and described in section 3.4.
Fig. 4.11 shows the top level structure diagram for the digital current mode control
software. Each module corresponds directly with a process in the data flow diagram of
Fig. 4.8. Figs. 4.12 and 4.13 show the child structure diagrams corresponding to the data
flow diagrams of Figs. 4.9 and 4.10. Fig. 4.14 shows the state transition diagram for the
digital current mode control process. This shows the sequence of events within the digital
current mode control process, corresponding to the data flow diagram of Fig. 4.8.
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Between them, the data flow, structure and state transition diagrams provide a structured
high level view of the software developed for digital current mode control. Further detail
will not be provided here since it is processor specific. Each of the lowest level tasks
shown is not particularly complex in any case.
4.4 PRACTICAL CiRCUIT PHOTOGRAPHS
A set of photographs is presented showing the practical digital current mode controlled
current-fed converter. This is intended to give the reader a physical view of the circuits
developed during the research.
Fig. 4.15 shows the test bed current-fed converter power circuit with the control boards
removed. To the left of the power circuit can be seen the programmable load, again minus
its control circuit.
Fig. 4.16 shows the circuit boards for the digital controller and the serial interface to a PC.
Anti-clockwise starting from the top left, is the serial interface board. Next is the PWM
sub-system. Following this is the digital controller board itself Bottom right is a test
board containing amongst other things, a D/A converter and some switch definable
registers. Next there is the sample and hold circuit board, followed by the programmable
load control board.
Fig. 4.17 shows the overall system, including the PC, digital controller, power circuit,
serial interface board and programmable load.
4.5 CONCLUSIONS
A current-fed converter has been designed and constructed. This forms a test bed for the
digital current mode control scheme described in chapter three. A digital controller has
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also been designed and constructed. This consists of three sub-systems which together
form a modular architecture.
Design issues relating to the practical implementation of digital current mode control have
been discussed. In particular, it has been emphasised that the achievable switching
frequency of the CFC depends directly on the acquisition time of the analogue data
acquisition sub-system as well as the digital processor instruction cycle time. Resolution
of both the analogue data acquisition sub-system and the PWM sub-system is also
important to the design. The former directly affects the regulation and dynamic
characteristics of the CFC, while the latter determines the level of pulse width jitter on the
CFC switching waveform.
It has been suggested that the digital controller described lends itself to implementation
as a small ASIC or FPGA chip set or ultimately a single chip device. The single chip
device option may well prove to be economically viable because of the suitability of digital
current mode control for a wide variety of converter applications using a range of power
circuit topologies.
General techniques used in the digital current mode control software have been discussed.
The main point made was that assembly language has been used for this research since it
produces faster code than that written in a high level language. Diagrammatic
documentation has also been presented for the core digital current mode control software.
Chapter five introduces a technique for the direct digital measurement of loop gain and
phase in digital control systems. This will be used later to characterise the practical digital
current mode controlled CFC.
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Parameter	 Value
L3
	200H
T8	N=32, N5=3+3
C11	 4mF
C12	 470SF
R13	 0.33 to 0.5c2
V0
	5V
Vg	80 to 150V
Table 4.1	 Current-fed converter parameters
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Figure 4.3 Modular control circuit architecture for digital current mode control
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CHAPTER FIVE
DIRECT DIGITAL MEASUREMENT OF LOOP
GAIN AND PHASE
A method is presented for obtaining loop gain and phase measurements from digital
control systems [Holme and Manning -1994(a)]. Using a serial interface to a personal
computer, samples of a variable frequency sine wave may be added to any signal
within the digital controller. Steady state loop disturbances in the outward and return
directions can then be correlated using a discrete Fourier transform based method and
the results used to produce accurate gain and phase responses. This method is
particularly suitable for PWM based digital control systems, where signals are not
always smooth and well behaved.
This chapter begins with a discussion of the theory behind the new measurement
technique. Details of the hardware and software required to implement it in practice
are then given. Results obtained using the technique to characterise the digital current
mode controlled current-fed converter described in chapter four will be presented in
chapter six.
5.1 SINE WAVE GENERATION
Central to the new digital loop gain and phase measurement technique is the ability to
generate a variable frequency sine wave synchronised to the digital controller sampling
frequency. This can be divided into two problems. To calculate y=sin(x), it is first
necessary to generate a set of suitable values of x for a single cycle of the desired sine
wave. If the sine wave frequency F is related to the digital controller sampling
frequency F by F =k.F where k is some fraction, then x takes values from 0 to 2ir
with increment k.2ic. There are therefore 1/k samples in a single sine wave cycle.
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Calculating the y values is straight-forward using a personal computer with a high level
programming language. However, the entire process can be speeded up by using a
digital processor on the serial interface card to perform the necessary calculations. In
this case the problem is slightly more complex.
An efficient method of calculating y values from the x values is to use the first three
terms of the Maclaurin expansion of sin(x) given in Eqn. 12. This gives a good
approximation to y=sin(x) over the first quadrant. However, as x increases beyond
n12 the y values become increasingly inaccurate. A solution is therefore to calculate y
values for the first quadrant only, and to fold these over to obtain corresponding values
for the other three quadrants.
x 3 	x5
sin(x) x - - + -
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In order to simplify the correlation technique described in the next section, it is
essential that an integer number of cycles of the sine wave occupy the fixed number of
samples over which the resulting disturbances are correlated. This can be achieved by
carefully selecting the values used for k. In this way, an integer number of cycles can
be achieved while selecting a range of measurement frequencies.
5.2 CORRELATION ALGORITHM
Having added a sine wave of frequency F to a signal in the digital controller, a set
of data describing the resulting disturbances in the outward (Yo) and return( Yr)
directions can be down-loaded to a serial interface card. This data is then correlated
to extract gain and phase information for the frequency F. This is achieved by use
of a discrete Fourier transform at a single frequency [Pearson -1994].
(12)
Samples of reference sine (xe) and cosine (xe) signals are first calculated at the
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frequency of interest. Two summations are then performed to calculate the sine (y 5) and
cosine (ye) components of y0 using Eqns. 13 and 14.
2
y = 
—Ex . y$	 h	 '	 °	 (13)
= 
-Ex . yo	 (14)
From these sine and cosine components the required gain and phase relative to the
reference signals can be calculated from Eqns. 15 and 16.
/2	 2
gain 
= V Y, +
phase = tan'[y / y, I
A similar procedure is used to calculate the gain and phase of Yr with respect to the two
reference signals. It is then a simple matter to find the gain and phase around the loop
by dividing the respective gains and subtracting the respective phases. Repeating the
above procedure for a range of frequencies yields the gain and phase response of the
loop under test.
The following sections present the hardware and software necessary to implement the
new digital loop gain and phase measurement scheme.
5.3 SERIAL INTERFACE REQUIREMENTS
Most of the hardware required to implement the digital measurement technique is
already used in digital control systems. The only additional hardware which must be
provided is a synchronous serial port on the digital controller board itself and a
compatible synchronous serial port on a personal computer serial interface card. For
129
Direct digital measurement of loop gain and phase
the digital controller board, this is not normally a major overhead, since many digital
signal processors now have on-chip synchronous serial ports. Also, the cost of a
suitable serial interface card is small compared to that of a frequency response
analyser.
5.3.1 Serial interface hardware
For the digital current mode controlled current-fed converter described in chapter four,
the interface requirements on the controller board are simply to bring nine signals to
an edge connector. These signals, summarised in Table 5.1, consist of six serial port
signals from the TMS320051 digital signal processor (CSl d,), a 40 MHz clock, +5V
and digital ground. The 40 MHz clock signal is driven directly by the C5l d machine
rate. This provides the master clock source for a second TMS32005 1 on the serial
interface card (C51,) as part of the requirement that all clocks in the system are locked
together in frequency.
+5V and digital ground provide the power supply for the digital controller side of a
set of logic level opto-isolators. These eliminate the electrical connection between the
serial interface card and the digital controller, providing improved noise immunity on
the synchronous serial link. A diagram of the opto-isolation circuit is given in Fig.
5 .1.
A block diagram of the serial interface card designed for use with the digital current
mode controlled current-fed converter is given in Fig. 5.2. This particular design
incorporates three sub-systems. The first of these is based around the C5l ser which
provides number crunching capabilities as well as a compatible synchronous serial port
for communication with the digital controller. Secondly, a memory sub-system has
been provided to serve two purposes. 8 k words of EPROM are available to hold the
boot loading routine for the C5l. This is a program which is run on reset or power-
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up to initialise the processor and prepare it to read code into on-chip RAM to be run
at full speed. Also, 32 k words of static RAM are included as an intermediate storage
area for program and data.
Lastly, a TMS32OE14 (E14) based sub-system provides an RS232 link compatible with
a standard serial port on a personal computer. This part of the link could be replaced
with an interface directly onto the PC bus in the case of a plug-in card implementation
of the serial interface. Communication between the E14 and the CSl ser is accomplished
using the shared RAM and suitable interrupt signals. Various decoding and buffering
logic on the interface board allows both processors to access the RAM without any bus
conflicts.
5.3.2 Serial interface software
Software for the serial interface card is complex, but breaks down into three main
parts. Firstly, a "C" program has been written to run on the personal computer
connected to the serial interface card. A data flow diagram for this program is shown
in Fig. 5.3. Fig. 5.4 shows more detail in the form of a child data flow diagram for
Fig. 5.3. A state transition diagram for the "C" program is given in Fig. 5.5 and the
"C" program documentation is completed by the structure diagram of Fig. 5.6.
The "C" program controls the 9,600 bits' RS232 link from the PC end. Its task is to
communicate with the serial interface card using a standard file transfer format. This
format consists of a header message which tells the program what the file contains, a
data section and a file terminator. Depending on the contents of the header message,
the program decides which operation is to be performed on the data in the file.
Operations range from checking the data against a file that was previously transmitted
for error detection purposes, to converting data in an ASCII format table to
hexadecimal notation so that it can be read into Matlab.
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When a particular operation has been performed, the program normally transfers
control back to the serial interface card via another file transfer. The exception to this
occurs when the final data conversion has taken place following a loop measurement,
in which case the program terminates. When this occurs, the converted data can be
loaded into Matlab and processed to obtain a Bode plot directly. A data flow diagram
for the Matlab M-file to achieve this is given in Fig. 5.7. Fig. 5.8 shows a child data
flow diagram for Fig. 5.7. Fig. 5.9 shows the M-file state transition diagram while
Fig. 5.10 shows the program structure diagram.
Secondly, at the serial interface card end of the RS232 link, the E14 software handles
communication with the PC. A data flow diagram of the E14 program, which is run
from on-chip EPROM, is given in Fig. 5.11. Fig. 5.12 shows the child data flow
diagram for Fig. 5.11. Fig. 5.13 shows the E14 program state transition diagram,
while Fig. 5.14 shows the program structure diagram. Immediately it should be noted
that this software has been written in such a way as to make the E14 transparent to both
the PC and the C51 51. That is to say, the E14 simply passes files between the two
without modifying them in any way. An interrupt from the C51 r prompts the E14 to
send the file currently in serial board RAM to the PC. When this has been
accomplished the E14 waits for a file to be returned from the PC via the RS232 link,
which it then writes back to serial board RAM.
When the file has been received and written to RAM, the E14 interrupts the C5l ser and
then waits until the next file is passed back to it. In this way, the PC can be thought
of as directly communicating with the C5 1 r and vice versa. This arrangement greatly
simplifies the overall system software.
Lastly, there is the C51, software. This controls the transfer of files, in standard file
format, to the digital controller. It also implements many of the number crunching
operations required by the digital loop gain measurement technique.
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As mentioned in section 5.3.1, the C51, on reset or power-up executes a boot loading
routine from external EPROM. A data flow diagram for this routine is shown in Fig.
5.15. Fig 5.16 shows the child data flow diagram for Fig. 5.15. Fig. 5.17 shows the
state transition diagram for the C5l ser EPROM program, while Fig. 5.18 gives the
program structure diagram. The boot routine begins by sending a start-up message to
the PC to prompt it to begin down-loading the code to be booted into on-chip RAM.
The PC responds by sending a file containing code in Intel HEX format produced by
the TMS320051 assembler/linker [Texas Instuments - 1990] to serial board RAM.
When this has been completed the C51, er interprets the Intel HEX file to extract the
various blocks of program words along with their run time addresses. Each program
block is then transferred to the appropriate part of the C51 r program RAM.
Once the program has been loaded into program RAM, the PC checks the returned file
to make sure there are no errors and then either retransmits the program or sends an
OK message. If the C51 r receives an OK message it transfers control to the location
in RAM containing the first program word and runs the program. It is a major
advantage for the C51, to be able to run a program from on-chip RAM. Firstly, code
can be run at full speed with no wait states added. Just as important, though, is the
ability to alter program code quickly, either in the debugging stage or simply to allow
flexibility over exactly what information is transmitted from the digital controller to the
PC and vice versa.
A data flow diagram of the program executed by the C51 r from RAM is shown in
Fig. 5.19. Fig. 5.20 shows the child data flow diagram for Fig. 5.19. Fig. 5.21
shows the CS i ser RAM state transition diagram, while Fig.5.22 shows the program
structure diagram. This program has the initial task of allowing code to be down-loaded
to the C51 on the digital controller board. On reset or power-up the CSl dig executes
a boot loading routine from external EPROM. A data flow diagram for this routine
is given in Fig. 5.23. Fig. 5.24 shows the child data flow diagram for Fig. 5.23. Fig.
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5.25 shows the state transition diagram, while Fig. 5.26 shows the program structure
diagram.
Once the C51, is running from on-chip RAM, it prompts the PC to down-load the first
section of C51 RAM code into serial card RAM. The reason the code has to be split
into two sections is that the area of memory in which the CSl d stores the Intel HEX
file before interpreting it is not large enough to hold the full program code. The C5lser
transmits this file to the CSl d via the 5 Mbits' synchronous serial link.
Hand shaking on the synchronous serial link is achieved by the receiving end echoing
each 16-bit word back down the link. When the sending end receives the word echoed
back it knows that the receiving end of the link is ready for the next word in the file.
This form of hand shaking is necessary because at this stage of the process the CSlser
is executing code from on-chip RAM with zero wait states, while the CSl dig is
executing code from external EPROM with seven wait states. Hence at this stage the
C51 r normally has to wait for the CSld.
At the digital controller end of the synchronous link, the CSl d receives the first half
of its own program code in Intel HEX format and stores it in data RAM starting at
location 100H. When the end of file has been detected, the CSl d echoes the file back
to the PC via the serial interface card for error checking. If the file was received
correctly a message file is passed back to the CS 1d to instruct it to interpret the Intel
HEX file and transfer the various program words to locations in program RAM
corresponding to their specified run-time addresses. If, however, the file was received
incorrectly the CSl d expects a retransmission.
When the first section of code has been successfully booted into on-chip RAM, the
C51 prompts the PC to send the second section. The C5l again stores the file in
data RAM, over-writing the previous file starting at 100H. When this file has been
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successfully verified by the PC, the C5 1 interprets it and boots the program words
into the appropriate sections of the program RAM. When the PC receives confirmation
that the second section has been booted into program RAM, it sends a message file
telling the C51 to execute the program in on-chip RAM. The first task of the CSld
once it is running from on-chip RAM is to send a message to the PC confirmiiig this
fact. A data flow diagram of the CSl dig RAM program is shown in Fig. 5.27. Fig.
5.28 shows the child data flow diagram for Fig. 5.27. Fig. 5.29 shows the state
transition diagram, while Fig. 5.30 shows the program structure diagram.
At this point the PC awaits a key press from a user to inform it that the current-fed
converter is powered up and at the desired operating point. When this occurs the PC
sends a file to the C51 defming a table of sweep frequencies. Appendix 4 shows this
table as the user views it. Each line contains the necessary information for a
measurement at one specific frequency. In this example there are forty lines, defining
a sweep through forty different frequencies. The first entry on a line represents the
fraction k expressed in the standard format described in chapter four. This fraction
represents the ratio of the sine wave frequency to the sampling frequency. A value of
002 OH corresponds for example to the fraction 1 /1 024, implying that the sine wave
defined by this faction will have a frequency of FJ1 024.
Since the correlation routine described in section 5.2 is implemented using a fixed
number of samples, in this case 1024, it follows that a value for k of 002 OH will give
a single sine wave cycle over the correlation period. It also follows, therefore, that
adding further multiples of (X.)2 OH to k will add further sine wave cycles over the same
correlation period. Thus for example if k=(X)80H then there will be four cycles of the
sine wave in one correlation period. Ensuring that each value of k in the sweep table
is an integer multiple of 002 OH is therefore sufficient to ensure that each correlation
is performed over an integer number of sine wave cycles. This considerably simplifies
the correlation routine.
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The second entry on each line of the sweep table represents a hold value. Each sine
wave frequency in the table is divided by its corresponding value of hold+1. In this
way, frequencies lower than F/i 024 can be defmed if required. The last entry on each
line of the table is an amplitude value. This allows the amplitude of the sine wave at
each frequency to be adjusted to suit a particular application.
When the sweep table has been down-loaded to serial card RAM it is interpreted by the
C5l,er. Values for frac, hold and ampl on each line are extracted and stored in a
compressed table, stripped of formatting information. Having generated this
compressed table, the C51,, loads values from the first line into variablesfrac, hold
and ampi. It then begins the task of calculating x values for the first frequency.
The correlation algorithm described later in this section requires two reference signals,
a sine wave and a cosine wave. To calculate a cosine wave, an initial value of x 7r/2
is required, while for a sine wave this initial value is x=0. An increment of
(frac). (2i) is then calculated and added to each successive value of x. When x^2ir a
value of 2,r is subtracted to keep x between zero and 2 z. When each value of x has
been calculated, a test is performed to determine which quadrant of the sine/cosine
wave it corresponds to. Depending on the outcome of this test the values of x are
folded back into the first quadrant (0^x^-'z-/2) and a sign bit set or cleared to record
whether the corresponding y value should be positive or negative.
For each value of x and its corresponding sign bit, the value of y=sin(x) is calculated
via Eqn. 12. This represents the first three terms in the Maclaurin expansion of sin(x),
which is reasonably accurate over the first quadrant. Resulting y values, multiplied by
their sign bit, are stored in tables of sine and cosine values. When 1 024 y values have
been calculated for each, the C5l has the task of transmitting the contents of the
cosine table to the C5ldjg.
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The cosine wave is the more appropriate signal with which to disturb control loops,
since at half the sampling frequency the samples of the sine wave are zero while the
samples of the cosine wave are clearly non-zero. After the last cosine table value has
been sent to the C5 'dig the corresponding hold value is transmitted. To ensure that
correct values of the cosine table are received by the CSl d , the CSl ser checks each
word in the table with the word echoed back from the C51. If any errors are detected
a retransmission is initiated, otherwise the CSl r
 prepares to receive measurement data
from the CSl i ,g via the synchronous serial link.
At the digital controller end of the synchronous serial link, the cosine table is stored
in RAM as it is received. After receiving the cosine table and the associated hold
value, the C5 1dig adds the cosine values to an appropriate signal to disturb the loop
under test. It then waits for a message from the C5 1 r prompting it to begin
transmitting values of the outward y0 and return Yr signals. When this message is
received, the CS 'dig waits until the first value of the cosine table is next added to the
signal being disturbed and then begins transmission. A total of 2048 values are
transmitted with y0 and Yr values alternating. When this number of values has been
transmitted, the CSl dig
 waits for the next message file from the C511.
The C5l receives the disturbance data, stores it in RAM and is then ready to execute
the correlation algorithm described in section 5.2. The first step in this process is to
"detren& the data. This is achieved by calculating the mean value (or DC offset) of
the two signals and then subtracting it from each point in turn. This helps to prevent
over-flow from occurring during the correlation process.
Next, the C5 calculates the Y5 and Y components for each signal using Eqns. 13 and
14. Each sample of Y0 is multiplied by the corresponding sample of the cosine
reference and the results accumulated to obtain Y. It should be noted that it is
unnecessary to inultiply the result by 2/h because this factor will be eliminated when
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calculating the actual loop gain and phase. A similar procedure using the sine
reference leads to the y component of y0. Repeating these steps for the Yr signal yields
a second set of values of y and y.
The two sets of values of Y5 and y are written to a results file in ASCII format along
with corresponding values offrac and hold for each measurement frequency. This file
provides the PC with all the information required to produce a Bode plot of the loop
response. A simple technique has been included to provide smoother gain and phase
responses by averaging the results of several measurements. This has been achieved
by simply integrating the Y and Y components of Y0 and Yr over a number of
measurements at the same frequency.
Once the results file has been received by the PC, the "C" program converts the data
from ASCII format into decimal. The resulting data table can then be read directly by
the Matlab M-file whose documentation is shown in Figs. 5.7 to 5.10. This M-file
uses Eqns. 13 and 14 to calculate the gain and phase around the ioop under test from
the y and y values in the data table. In addition, the M-file calculates the frequency
at which each measurement was taken, from the corresponding values of frac and hold.
It is then a simple task to plot 20. 1og10 (gain) and phase against frequency to produce
the final Bode plot for a particular measurement.
5.4 CONCLUSIONS
A new direct digital loop gain and phase measurement technique has been presented.
This will allow accurate characterisation data to be obtained from the digital current
mode controlled current-fed converter described in chapter four.
The new digital measurement technique has several advantages over presently available
analogue techniques. For example, any signal within the digital controller can be
138
Direct digital measurement of ioop gain and phase
disturbed, even when it is pulse width modulated. No invasive external probes are
required, so the ioop under test is not loaded. Measurements can therefore be made
even where the digital controller forms part of a highly integrated circuit design.
Since all the necessary correlations are performed using an inexpensive personal
computer and serial interface card, no expensive spectrum analyser is required.
Finally, measurements can be made from DC up to half the sampling frequency
without any external noise being introduced.
Chapter six presents a complete set of practical results from the digital current mode
controlled current-fed converter described in chapter four. Many of these results have
been obtained using the digital loop gain and phase measurement technique. This will
show that useful and accurate Bode plots can be obtained as described. It will also
demonstrate the value of possessing accurate characterisation data when optimising loop
responses.
139
	Signal	 Description
	CLKX	 Transmit clock
	
CLKR	 Receive clock
DX	 Data transmit
DR	 Data receive
	
FSX	 Frame synchronization transmit
FSR	 Frame synchronization receive
	
CLK	 40 MIHz clock
	
+5V	 Positive supply
Gnd	 Ground
Table 5.1	 Serial interface signal descriptions
Serial interface	 Opto-isolation
card signals	 circuits
CLKX
CLKR
DX
DR
FSX
FSR
CLK
±5V
Gnd
Digital controller
board signals
CLKR
CLKX
DR
DX
FSR
FSX
CLK
±5V
Gnd
Figure 5.1	 Opto-isolation circuit block diagram for synchronous serial link
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Figure 5.2 Serial interface card block diagram
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Figure 5.3 Data flow diagram for "C" program
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Figure 5.4 Child data flow diagram for "C" program
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Figure 5.5 State transition diagram for "C" program
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Figure 5.8 Child data flow diagram for matlab program to draw bode plots
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CHAPTER SIX
EXPERIMENTAL RESULTS
Experimental results are presented for the digital current mode controlled current-fed
converter described in chapter four [Holme and Manning - 1994(b)]. These results
consist mainly of responses obtained using the new direct digital loop gain and phase
meairement technique detailed in chapter five. Line and load transient responses are
also discussed.
6.1 OPEN CURRENT LOOP GAIN AND PHASE RESPONSES
Characterisation of the digital current mode controlled current-fed converter requires
that the open current loop'X gain and phase is measured over the operating range of line
voltages and load currents. For the converter under test this range consists of loads
between 10 A and 15 A and line voltages between 80 V and 150 V. Since the converter
output voltage is +5 V this gives a range of output power between 50 W and 75 W.
Fig. 6.1 shows the open current loop gain of the digital current mode controlled
current-fed converter, with no line voltage feed-forward, for Vg =8O V to 150 V. The
load current us 10 A and the current loop compensator break frequency is 187 Hz
(a0 =OF1I-I). This demonstrates that the current loop gain is proportional to line
voltage. The filter resonant frequency can be seen at 750 Hz, ilas can the increase in
low frequency gain due to the low frequency integral action of the current loop
compensator. At low frequencyes this response has a very similar shape to that of the
average current mode control scheme (see Fig. 2.75).
Fig. 6.2 shows the current loop phase under the same conditions. At low frequencies
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the phase approaches -90' due to the current loop compensator integral action. It then
increases with frequency, just exceeding 0° between the compensator break frequency
and the filter resonant frequency. Above this the phase drops again, passing through
-180' at around 7.5 kHz. Very little variation of the phase with line voltage is
observed.
Fig. 6.3 shows the open current loop gain with line voltage feed forward. Load
current is 15 A and line voltage 150 V. For this response the current ioop compensator
break frequency has been divided by two in software for successive curves, giving
values between 1.5 kHz and 11.7 Hz (a0=78AHto OFI-I). Also a constant gain of two
has been applied compared to the previous responses. With a 0 = 78AH the current loop
compensation is optimised as far as possible, while still ensuring ioop stability.
At low frequencies the variation in gain with compensator break frequency can be
observed. This demonstrates how easy it is to alter the shape of the current ioop
response in software to optimise loop performance. Also apparent at low frequencies
is that, when very high ioop gain is present, the ioop gain measurement accuracy
begins to deteriorate. This is due to the finite resolution of the signal being disturbed
within the digital controller. Under this condition, the outward loop disturbance is
extremely small in amplitude while the return disturbance is comparable in amplitude
to the cosine wave added to disturb the loop.
For the purposes of loop characterisation, this is not a very great problem, since the
critical information is obtained near the ioop cross over frequency when the gain is
near unity. At very low frequencies, with integral action in the ioop, slightly rough
measurement data simply indicates that the gain is very high at a particular frequency.
A similar effect is also observed when the loop gain is very low, for example well
above the loop crossover frequency.
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Fig. 6.4 shows the current loop phase response, again with the current loop
compensator break frequency varying. This shows clearly how increasing the break
frequency increases the phase shift in the loop at the cross over frequency. This must
be taken into account when optimising the ioop response. As before, high ioop gain
produces slightly rough phase responses, due to the low amplitude of the outward
disturbance signal under these conditions.
Fig. 6.5 shows the current loop gain with the line voltage set to 150 V and the
compensator break frequency set to 187 Hz. The load current has been varied from 10
A to 15 A to demonstrate the effect of reducing the value of the load resistance. At the
loop cross over frequency the gain is unaffected by load resistance.
At low frequencies the current ioop gain increases with decreasing load resistance.
This effect is similar to that in both the peak and average current mode control
schemes. As a result, inductor current tracking of the current program level is slightly
less accurate at low load levels.
Fig. 6.6 shows that the current loop phase varies slightly with load at low frequencies.
This has little relevance, however, to the design of the current loop.
Results described so far in this section have demonstrated how the ioop gain and phase
depend on both the power circuit parameters and the current ioop compensation. The
next four sets of results characterise the current loop of the digital current mode
controlled current-fed converter over the operating range of line voltages and load
currents described at the start of this section. Current ioop compensation has been
designed to maximise loop gain and bandwidth while ensuring stability.
Fig. 6.7 shows the open current loop gain for a load current of 10 A as the line voltage
varies between 80 V and 150 V. The current loop compensator break frequency has
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been set to 1.5 kHz (a0= 78AH) to ensure the highest attainable gain at low frequencies.
Immediately it should be noticed that the gain is independent of line voltage at the loop
crossover frequency of 5 kHz. This demonstrates the value of employing line voltage
feed forward. Clearly no account needs to be taken of the variation in line voltage
while choosing the current loop compensation characteristics. Comparison of this
response with those of Figs. 2.14 and 2.75 shows that current ioop gain at the cross
over frequency varies widely with line voltage in both the peak and average current
mode control schemes. It follows that the peak and average current mode control open
current loop gains will be sub-optimal under certain line conditions. In contrast, digital
current mode control operates with optimum current ioop gain and bandwidth under
all line conditions.
At lower frequencies only a slight variation in gain with line voltage can be observed.
This is attributable to the inaccuracy of the measurements due to the high gain at these
frequencies. These results confirm that the current ioop gain cross over frequency in
the digital current mode controlled current-fed converter is independent of both line
and load conditions.
Loop gain is around 18 dB at 1 kHz, increasing to between 40 dB and 60 dB at 1 Hz.
It will be seen in section 6.3 that the voltage loop crosses over at around 1 kHz. This
makes it important that the ioop gain is as high as possible at frequencies lower than
1 kHz, to ensure accurate inductor current tracking of the current program level.
Fig. 6.8 shows the open current loop phase under the same conditions. The important
point to note here is that there is approximately 3(1' phase margin in the ioop at the gain
cross over frequency. It has been found that this is sufficient to ensure current loop
stability under all operating conditions, since the gain and phase are virtually
independent of the converter line voltage and load current.
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Fig. 6.9 shows the open current loop gain for a load current of 15 A, and a range of
line voltages between 80 V and 150 V. The current loop compensation break frequency
is 1.5 kHz as before. As expected the gain cross over frequency is virtually
unchanged, with the curves being almost identical to those of Fig. 6.7. The only slight
difference is a small increase in the low frequency gain, consistent with the use of a
lower load resistance as demonstrated in Fig. 6.5.
Fig. 6.10 shows the current ioop phase under similar conditions. Again there is
approximately 30° phase margin at the loop gain crossover frequency of 5 kHz. This
response is almost identical to that of Fig. 6.8.
Fig. 6.11 shows the open current loop gain for a line voltage of 80 V as the load varies
from 1OA to iSA. Once again the loop gain crosses over around 5 kHz independent
of load current, with around 18 dB gain at 1 kffz. The slight increase of low frequency
loop gain with increased load is masked here by the inaccuracy of the measurements
due to the high gain.
Fig. 6.12 shows that the current loop phase under similar conditions again has around
30' phase margin at the loop cross over frequency. The slight variation in phase with
load current at low frequencies is masked once again by inaccurate measurements.
Fig. 6.13 shows the current loop gain for a line voltage of 150 Vand a range of load
currents between 10 A and 15 A. The usual 5 kHz cross over frequency is present,
independent of load current. Around 18 dB of gain is present at the voltage loop
crossover frequency of 1 kHz, rising once again to between 40 dB and 60 dB at 1 Hz.
Finally, Fig. 6.14 shows the current loop phase under the same conditions. As
expected, there is approximately 3(1 phase margin at the ioop gain cross over
frequency. The slight variation in phase with load current is again masked by the
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inaccurate measurements at low frequencies.
Characterisation of the open current loop is now complete. The last four sets of results
have demonstrated that, under all line and load conditions in the defined operating
range, the current loop has a cross over frequency of around 5 kHz and 18 dB gain or
higher at all frequencies within the voltage loop pass band of 1 kHz. It is also stable
within its operating range, consistently showing a phase margin of around 30°.
Theoretically, the ioop cross over frequency could be increased slightly, reducing the
phase margin further towards 0°. However, in any design it is sensible to allow a small
phase margin to ensure stability over the operating life of the converter.
At this point it is useful to contrast the current ioop characteristics of digital current
mode control with those of the peak and average current mode control schemes.
Clearly it is far simpler to design effective current ioop compensation in the digital
system where ioop stability is independent of line and load conditions. Also it is far
easier to determine a suitable voltage ioop crossover frequency, when the current ioop
cross over frequency is invariant.
As a rule of thumb, a ratio of around one fifth of the current loop crossover frequency
is a good compromise between wide voltage loop bandwidth and the need to ensure that
the current loop is fast enough to track the current program level. This figure therefore
demands a voltage ioop cross over frequency of around 1 kHz in the digital current
mode controlled current-fed converter under test.
6.2 CLOSED CURRENT LOOP GAIN AN]) PHASE RESPONSES
With the current ioop closed, the control to average inductor current response
determines how accurately the inductor current tracks the current program level. A
series of closed current loop gain and phase responses are presented to characterise the
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digital current mode control scheme in this respect under various operating conditions.
Fig. 6.15 shows the control to inductor current gain with no line voltage feed forward
present. Load current is set to 10 A with the line voltage varying between 80 V and
150 V. The current loop compensator break frequency is fixed at 187 Hz. These
conditions are similar to those used for the open current loop responses of Figs. 6.1
and 6.2. Significant variation in the gain with line voltage can be observed, especially
around the current loop compensator break frequency and above the open ioop cross
over frequency of 5 kHz, where the open ioop gain is low.
Since the gain drops substantially below 0 dB within the voltage loop bandwidth,
inductor current tracking of the current program level under these conditions is poor.
This is a result of low gain below 1 kHz in the open current ioop.
Fig. 6.16 shows the control to inductor current phase under the same conditions.
Significant variation in the phase with line voltage can be observed above 1 kHz, due
to a similar variation in the open current ioop gain and phase. A dip in phase is also
present within the voltage loop bandwidth at around 50 Hz. This is caused by low gain
around this frequency in the open current ioop.
Fig. 6.17 shows the control to inductor current gain with line voltage feed forward.
Line voltage has been set to 150 V and load current to 15 A. For each successive
measurement the current loop compensator break frequency has been divided by two,
giving a range from 1.5 kFJz to 11.7Hz. These are the same conditions as those used
for the open loop responses shown in Figs. 6.3 and 6.4.
With the compensator break frequency set to 1.5 kHz, the control to inductor current
gain drops less than 1 dB below the 0 dB line within the voltage loop band width.
However, reducing the compensator break frequency and hence reducing the low
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frequency open loop gain has a dramatic effect on the ability of the inductor current to
track the current program level. This simply demonstrates the importance of high open
current loop gain if a converter is to be used as a high input power factor pre-regulator.
Fig. 6.18 confirms that, as the current loop compensator break frequency decreases,
the control to inductor current phase deviates further from 0°. This would cause yet
more distortion of the inductor current waveform relative to the current program level.
The previous two sets of results have examined the effect on the closed current ioop
gain and phase responses of not using line voltage feed forward and of having low open
loop gain within the voltage loop bandwidth. Results are now presented to characterise
the closed current loop, using optimum compensation, over the defined converter
operating range of line voltages and load currents.
Fig. 6.19 shows the control to inductor current gain with line voltage feed forward and
the load current set to 10 A. The current loop compensator break frequency has been
set to 1.5 kFIz and the line voltage varied from 80 V to 150 V. Within the voltage ioop
band width it can be seen that the gain does not drop below -1 dB. Some slight
variations exist in the measured gain at low frequency due to 100 Hz ripple from the
input supply rectifier interfering with the measurement accuracy. This occurs because
the 100 Hz component is not eliminated due to the correlations not being performed
over an integer number of cycles of the 100 Hz component.
A noticeable variation in the height of the resonant peak around 7 kHz is also present
in the gain response. This is caused by slight variations in the frequency at which the
open loop phase crosses the -180' line. Since the gain is similar in the open loop
response for all line voltages around 7 kHz, it follows that the gain is slightly different
as each open loop phase curve passes through -180'. At this point the closed loop gain
is given by the open loop gain divided by one minus the open loop gain, resulting in
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different closed loop gains for different line voltages.
The height of the resonant peak at each value of line voltage could be damped further
if desired, simply by reducing the current loop compensator gain at 7 kHz. This
would, however, have a detrimental effect on the low frequency gain and band width
of the open current loop. Clearly a trade-off solution is required.
Fig. 6.20 shows the control to inductor current phase under the same conditions.
Within the voltage ioop bandwidth the phase drops less than lit, providing excellent
inductor current tracking of the current program level under all line conditions.
Fig. 6.21 shows the control to inductor current gain with the load current set to 15 A
and the line voltage varying between 80 V and 150 V. Again, the gain does not drop
by more than 1 dB within the voltage loop band width. Fig. 6.22 shows that the
control to inductor current phase also drops less than 10' within the voltage loop band
width for the higher load current.
Figs. 6.23 to 6.26 present similar results but are included for completeness. These
show the control to inductor current gain and phase responses at line voltages of 80 V
and 150 Vwhile the load current varies from 1OA to 15 A. As expected these confirm
that over the full range of defined line and load conditions the control to inductor
current gain does not drop by more than 1 dB and the phase shift does not exceed 10'
within the voltage ioop bandwidth of 1 kflz. The closed current loop is now fully
characterised, demonstrating that digital current mode control can provide excellent
inductor current tracking of the current program level under all defined line and load
conditions.
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6.3 OPEN VOLTAGE LOOP GAIN AND PHASE RESPONSES
Open voltage loop gain and phase characteristics are formed by the combination of the
closed current loop responses and the load/capacitor filter. In addition, a digital P1
filter in the voltage loop allows fine adjustment of the voltage ioop cross-over
frequency and provides high DC gain.
As discussed in the previous section, the current loop cross-over frequency of 5kHz,
independent of line and load conditions, demands a voltage ioop cross-over frequency
of around 1kHz. This separation ratio of 1:5 will ensure that the current loop responds
quickly enough to follow accurately the current program level set by the voltage loop.
Fig 6.27 shows the open voltage loop gain for line voltages between 80V and 150V and
a load current of bA. The digital P1 compensator break frequency has been set to 470
rads' to ensure the voltage ioop crosses over on a -20 dB/decade slope and to provide
high DC gain. Also, the proportional gain of the compensator has been adjusted to
cross the loop gain over at 1kHz.
At the voltage loop cross-over frequency of 1kHz, the loop gain is virtually independent
of line voltage making stabilisation over a range of operating line voltages a simple
task. Above the cross-over frequency, around 7kHz, some slight peaking can be
observed in the open voltage loop gain. This corresponds to the peaking observed in
the closed current loop at the same frequency (see Fig. 6.19). Below 100Hz and above
10kHz the results become inaccurate due to the small amplitudes of the outward and
return signals respectively.
Fig. 6.28 shows the open voltage loop phase under the same conditions. Around the
cross-over frequency of 1kHz accurate information has been obtained once again, with
inaccuracies apparent when the loop gain is very high or very low. At 1kHz the phase
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margin is approximately 90', independent of line voltage. Between 1kHz and 10kHz,
some variation in phase with line voltage is observed due to the changes in closed
current loop gain with line voltage at these frequencies.
Fig. 6.29 shows the open voltage loop gain with a load current of 15A, again with the
line voltage varying between 80V and 150V. Again, the voltage loop crosses over on
a -2WB/decade slope at a frequency just under 1kHz. Similar peaking can be observed
around 7kHz to that in the closed current loop at the same frequency. A very slight
difference in gain with line voltage can be observed at the cross-over frequency. This
may be accounted for by the slight non-linearity of the line voltage sensor.
Fig. 6.30 shows that, under similar conditions, the voltage loop phase margin is again
around 90' independent of line voltage.
Figs. 6.31 to 6.34 show similar results, but are included for completeness. These show
the gain and phase responses of the open voltage loop for line voltages of 80V and
l5OVwhile the load current is varied between 1OA and 15A. Under these conditions,
the gain is shown to cross over around 1kHz on a -20dB/decade slope whilst the phase
margin is around 90' independent of the load current.
The fact that so many of the loop gain and phase results are similar for each of the
loops measured so far confirms one of the key advantages of digital current mode
control. Namely that both the current and voltage loop cross-over frequencies and
phase margins are virtually independent of both line and load conditions. This makes
the task of designing optimum compensation a simple one and it ensures that each loop
operates with optimum gain and bandwidth for all line and load conditions. Referring
back to Figs. 2.14 and 2.75, it is clear that, for both peak and average current mode
control, current loop gain and cross-over frequency vary with line voltage and are thus
sub-optimal under certain line conditions.
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6.4 LOAD CURRENT TRANSIENT RESPONSES
To complete the converter characterisation process a set of closed voltage loop
responses have been measured. This section presents the responses of the current-fed
converter with digital current mode control to step changes in load current from 15A
to 1OA and from 1OA to 15A. Optimal loop compensation has again been used, as
described in the previous loop gain measurement sections.
Fig. 6.35 shows three oscilloscope traces. The bottom trace represents step changes
in load current between WA and 15A with a scale of 2.5A/division and a time base
setting of 2ms/division. The centre trace shows the deviation of the output voltage,
resulting from these load changes, with a vertical scale of lOOinV/division. The top
trace shows the response of the inductor current to the load changes with a vertical
scale of O.6A/division. Figs. 6.36 and 6.37 show the same three traces with the time
base expanded to 2OOps/division.
The instant the load current decreases by 5A, the excess inductor current charges the
filter capacitance via its ESR. Thus an instantaneous positive deviation of the output
voltage occurs given by 1 V0 =Riil0. This deviation can be seen to be approximately
l3OmV, giving an ESR value of around 26mD. In three or four switching cycles the
change in output voltage feeds through the voltage loop compensator and the inductor
current begins to respond to the load change. It can be seen to have a somewhat under-
damped response as it attains its new equilibrium value in around 200/1s.
After a period of around 600jIs the integral action within the voltage loop compensator
can be seen to start to bring the output voltage back towards its equillibrium value.
This is achieved as the integral of the relatively small positive output voltage error
increases, causing the current program level to decrease thus reducing the output
voltage error. The output voltage takes approximately 6ms to recover fully from the
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decrease in load. For the step increase in load, the responses of both the inductor
current and output voltage can be seen to be similar but in opposite directions to those
for the step decrease in load.
The responses of the converter output voltage to step increases and decreases in load
highlight a fundamental weakness in many of the different types of current mode
control schemes. These generally suffer from a relatively slow response to load current
changes since they operate basically as current sources. To overcome this problem,
a load current feed-forward path can be added to the control circuit {Redl and Sokal -
1985]. This technique is applicable to all three basic PWM converter topologies with
any type of current mode control.
6.5 LINE VOLTAGE TRANSIENT RESPONSES
One of the advantages of digital current mode control, compared to peak and average
current mode control, is its ability to almost null the response of a buck type converter
to line changes, without any slope compensation and independent of the integral gain
of the current error amplifier. To demonstrate this, two sets of line voltage transient
responses have been measured. The first set uses digital current mode control with no
line voltage feed-forward.
Fig. 6.38 shows the response of the current-fed converter to step changes in line
voltage from 150V to 80V and back to 150V. The bottom trace shows the line voltage
(25 V/division) with a time base of 50012s/division. The middle trace shows the
associated deviation in output voltage on a scale of 200,n V/division, while the top trace
shows the inductor current on a scale of 1.5A/division. Figs. 6.39 and 6.40 show the
same traces but with the time base expanded to 50/2s/division.
Figs. 6.41 to 6.43 show the same traces again but this time with line voltage feed-
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forward applied. Contrasts can be seen clearly between Figs. 6.38 and 6.41. In the
former, the response of the inductor current to a step decrease in line voltage takes
around 300/2s to complete, while in the latter, the inductor current transient response
is over within lSOjas. This results in a visibly faster recovery of the output voltage,
following a step decrease in line voltage, with a lower peak deviation for the system
including line voltage feed-forward compared to that without. With feed-forward the
peak deviation is l6OmV, recovering in around 5(X)/Ls. Without feed-forward, the peak
deviation is 22OinV, recovering in around 1.5ms.
A similar improvement in the transient response to a step increase in line voltage is also
observed. In this case, however, the up-slope of the inductor current is greater in
magnitude due to the higher line voltage. This results in higher peak deviation of both
the inductor current and the output voltage with and without line feed-forward. The
result is that line feed-forward does not appear to reduce the peak deviation of the
output voltage in response to a step increase in line voltage.
Figs. 6.44 and 6.45 demonstrate the reason for this apparent anomaly. The lower
traces in each case show the output of the line voltage sensor used in the current-fed
converter on a scale of 35 V/division, with a time base of 50/As/division. The upper
traces are again the inductor current deviation, on a scale of 600,nA/division. It should
be noted that the last two traces were photographed on a digital storage oscilloscope,
resulting in the precise detail being lost. What the traces do show clearly, however,
is that the peak deviation of the inductor current, following a step increase or decrease
in line voltage, actually occurs before the output of the line voltage sensor reaches its
new equilibrium value. This 40/As time constant associated with the line voltage sensor
delays the corrective action of the line feed-forward on the converter duty ratio, greatly
increasing the peak deviation of the inductor current and therefore increasing the peak
deviation of the output voltage.
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6.6 CONCLUSIONS
A full set of characterisation data has been presented for the digital current mode
controlled current-fed converter described in chapter four. Loop gain and phase
responses have demonstrated that a current loop bandwidth of 5kHz and a voltage loop
bandwidth of around 1kHz have been achieved, virtually independent of operating
conditions. This has been made possible by the use of line voltage feed-forward which
effectively eliminates the variation in open current loop gain with line voltage for a
buck type converter with digital current mode control.
The advantages of this loop crossover frequency invariance are two-fold. Firstly,
allowance does not have to be made for worst case operating conditions in designing
compensation to stabilise the current 1oop, making this a simple task. Secondly, having
optimised the current loop gain and bandwidth for one operating condition, the
converter will also operate with optimal gain and bandwidth over any other line and
load condition.
It has also been demonstrated that high open current loop gain produces excellent
inductor current tracking of the current program level. This is illustrated by the fact
that the control to inductor current gain dips by less than 1dB within the voltage loop
bandwidth, while the phase deviates by less than 10'. This shows that digital current
mode control is capable of providing good performance in high input power factor pre-
regulators.
Load transient response tests have shown that digital current mode control suffers from
a sluggish response to load changes. This type of response is inherent in current mode
control systems of all types, but can be improved by the addition of output current
feed-forward.
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Line transient response tests have demonstrated the additional benefit derived from the
use of line voltage feed-forward with digital current mode control. Improved output
voltage peak deviation and settling time have both been achieved, however, a problem
with a slow isolated line voltage sensor has been highlighted. Reducing the delay due
to this sensor will allow the full benefits of this line voltage feed-forward technique to
be realised.
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Open current loop gain with line feed-forward and varying load
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Open current loop gain with line feed-forward and optimum compensation
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Figure 6.15 Control to inductor current gain without line feed-forward
200
0
(I)
uJ
uJ
0::-
0
Ui
a
UJ(1) -400
0
-600
-	 I	 -	 "
Increasing V
III	 I	 III	 II	 II	 II
Vg=8OVto 150V
LoadlOA
Comp.breaki87Hz	
": rH:
- 100	101	 102	 iü	 io4
FREQUENCY (Hz)
Figure 6.16 Control to inductor current phase without line feed-forward
185
-100
LU
LU
0-
LU
0
Ui 
-300(1)
I
C 
-400
-500
	
5	 Compensatorbreakfrequencyincreasing
0
•	 11111	 I	 S	 11111	 1111111	 S	 SI	 155	 SI
	-5	 -----H--.,.-	 -:---	 •- -	 .. LJ..	 J.L____L____I...IJJ_
-10
S	 111111	 S	 II	 II	 IS	 I
z
0-	 .. .	 L.	 .	 .1 LI	 L -	 - ...IJI.Li	 L	 --
	
-20
	
Loadl5A	 H- --	 -"+
Comp.break=
	
-25
	 11.7IIztol.5kEIz .i------'
	 __
	
515511151	 $111111	 •!	 I	 I!
100 	101	 102	 iO4	 io5
FREQUENCY (Hz)
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Figure 6.36 Load transient response with voltage loop and expanded time base
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Figure 6.38 Line transient response without line feed-forward
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Figure 6.42 Line transient response with line feed-forward with expanded time base
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CHAPTER SEVEN
GENERAL CONCLUSIONS AND SUGGESTIONS
FOR FURTHER WORK
7.1 GENERAL CONCLUSIONS
A new digital current mode control scheme has been demonstrated using a practical
current-fed converter. It has been shown, via a new direct digital loop gain and phase
measurement technique, that the current loop gain of this buck derived topology is
independent of line voltage when line voltage feed-forward is applied. This results in a
system whose current loop stability is virtually independent of the line or load condition,
within the normal operating range of the converter. Current loop compensation does not
have to be designed for the worst case operating condition, as it does for both the peak
and the average current mode control schemes.
Line voltage feed-forward has been shown to improve the transient response of the buck
derived converter. It has also been suggested that if a fast response line voltage sensor
is used, the response to line transients would improve further, tending towards a complete
null. An absolute null may however prove impossible due to the delays inherent in a
practical digital control system. An advantage compared to peak current mode control
is that the tendency to null the audio susceptibility of the converter is insensitive to all the
controller compensation parameters.
Excellent inductor current tracking of the current program level has been achieved. This
is due to the integral action in the current loop, which gives similar advantages to those
of the average current mode control scheme in this respect. This will allow digital current
mode control to be applied successfully in high power factor preregulators.
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General conclusions and suggestions for further work
Sub-harmonic oscillation, which can cause problems in both peak and average current
mode control, is not present in the digital current mode control scheme. It is replaced
here by a general stability criterion, which is easier to understand but imposes a more
severe constraint on the achievable current ioop bandwidth.
Current sharing is possible in parallel converter configurations. This is achieved by
writing a common current program level to each of the converter current control ioops.
Pulse by pulse switch current limiting is not possible without additional circuitry.
However, software current limiting can detect an over current fault and shut down the
converter within two switching cycles.
7.2 SUGGESTIONS FOR FURTHER WORK
This research has achieved many of the objectives set out in chapters one and two.
However, the limited time available has meant that many practical developments of the
ideas presented in this thesis have yet to be researched. The following sets out briefly
some suggestions for further work.
•	 Develop a higher bandwidth isolated line voltage sensor to realise the full benefits
of line voltage feed-forward.
•	 Demonstrate output current feed-forward in the current-fed converter.
•	 Improve the correlation algorithm for loop gain and phase measurements to reject
unwanted frequencies e.g. 100Hz.
•	 Use interrupts for time critical software functions, using a faster processor to
allow for interrupt latency.
202
General conclusions and suggestions for ftirther work
•	 Develop a programmable input/output timing and control peripheral to off-load
the central processing unit and allow a more modular approach to the software.
•	 Investigate the extension of digital current mode control to the case of
discontinuous inductor current.
•	 Investigate practical digital current mode controlled boost and buck-boost
converters.
•	 Raise the power rating of the practical current-fed converter to a realistic level
(e.g. 1kW) to establish the required noise immunity of the control circuit.
•	 Investigate the use of higher order compensators to improve loop responses.
•	 Develop an accurate state-space/sampled data model of a digital current mode
controlled CFC and compare predictions with practical circuit measurements.
•	 Implement a PC plug in card for the synchronous serial interface.
•	 Migrate to a faster processor (e.g. 32-bit floating point) and write the software
using a high level language such as "C".
•	 Investigate other novel forms of adaptive control made possible by the use of
digital current mode control.
•	 Integrate the digital control circuit onto an ASIC+DSP core device. I.e. move
towards a single chip commercially viable device.
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APPENDIX 1
Matlab M-file for peak CMC with M varying
Vo=5;D =O.45;L=37.5e-6;C =400e-6;RI= 1;Ts= 1/(50e3);Rc 14E-3;RiO.33;
Mc = [1.01, 1.2, 1.5 ,2,4, 8, 16,32, 100, 1000, 100001;
Vg=Vo/(D+ le-12);
Sn =Ri*(VgVo)/L;
w=logspace(1,6,200);
in=[1 2 3 4 2];
out=[1 3 3 3 2];
S=0;y=1;
for t=1:11,
Se=Sn*(Mc(t)_1);
[A0,B0,CO 3 D0] =linmod('cmcmodel');
[magl(: ,t),phasel(: ,t)] =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=2;
for t=1:11,
Se=Sn*(Mc(t)1);
[A0,B0, CO 3 D0] =linmod(' cmcmodeP);
[mag2(: ,t),phase2(: ,t)] =bode(A0,B0,C0(out(1,y), :),DO(out(1 ,y), :),in(1 ,y),w);
end
for t=1:11,
Se = Sn *(Mc(t) 1);
[A0,B0,CO 3 D0] =linmod(' cmcmodel');
[mag3(: ,t),phase3(: ,t)] =bode(A0,B0,C0(out(1,y), :),D0(out(1 ,y), :),in(1 ,y),w);
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end
S=1;y=4;
for t=1:11,
Se =Sn*(Mc(t)_1);
[AO,BO, CO,DO] =linmod(' cmcmodel');
[mag4(: ,t),phase4(: ,t)] =bode(AO,BO,CO(out(1 ,y), :),DO(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=5;
for t 1: 11,
Se=Sn*(Mc(t).1);
[AO,BO, CO,DO =linmod('cmcmodel');
[mag5(: ,t) ,phase5(: ,t) =bode(AO,BO,CO(out(1 ,y), :) ,DO(out(1 ,y), :),in(1 ,y) ,w);
end
for y=l:5,
whiteplot;
figure (2*yl);
if y = 1, semilogx(w,20*loglO(magl), 'k')
elseif y = =2, semilogx(w, 2O*log 1O(mag2),'k')
elseif y = 3, semilogx(w,20*log 1O(mag3),'k')
elseif y = =4, semilogx(w,20*log 1O(mag4),'k')
else semilogx(w,20*loglO(mag5), 'k')
end
grid
xlabel('FREQTJENCy
 (RAD/SEC)')
ylabel(' GAIN (dB)')
ify==1, title('CURRENT LOOP GMN')
elseif y = =2, title('CONTROL TO OUTPUT GAIN')
elseif y= =3, title('AUDIOSUSCEPTIBILITY GAIN')
elseif y= =4, title('OUTPUT IMPEDANCE GAIN')
else title('CONTROL TO INDUCTOR CURRENT GAIN')
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end
whiteplot;
figure (2*y);
if y = =1, semilogx(w,phasel,'k')
elseif y = =2, semilogx(w,phase2, 'k')
elseif y = =3, semilogx(w,phase3, 'k')
elseif y = =4, semilogx(w,phase4, 'k')
else semilogx(w,phase5, 'k')
end
grid
xlabel('FREQUENCY (RADISEC)')
ylabel('PHASE (DEGREES)')
if y==1, title('CURRENT LOOP PHASE')
elseif y = =2, title('CONTROL TO OUTPUT PHASE')
elseif y = = 3, title('AUDIOSUSCEPTIBILITY PHASE')
elseif y = =4, title('OUTPUT IMPEDANCE PHASE')
else title('CONTROL TO INDUCTOR CURRENT PHASE')
end
end
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APPENDIX 2
Matlab M-file for peak CMC with D varying
Vo=5;COMP=O.49999999999;L=37.5e-6;C400e-6;R1 1;Ts= 1/(50e3);Rc= 14
E-3 ; Ri 0.33;
DD =[0. 1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9, 1-le-12];
Se=Ri*COMP*Vo/L;
w=logspace(1,6,200);
in=[1 234 2];
out=[1 3 3 3 2];
S=0;y=1;
for t=1:10,
Vg = Vo/(DD(t));
Sn =Ri*(VgVo)/L;
D=DD(t);
[A0,B0, CO 3 D0] =linmod(' cmcmodeV);
[magl(: ,t),phasel(: ,t)] =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1,y),w);
end
S=1;y=2;
for t=1:10,
Vg =Vo/(DD(t));
Sn = Ri*(VgVo)/L;
D=DD(t);
[A0,B0, CO 3 D0] =linmod('cmcmodel');
[mag2(: ,t),phase2(: ,t)] =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=3;
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for t=1:1O,
Vg =Vo/(DD(t));
Sn =Ri*(VgVo)/L;
D=DD(t);
[AO,B0,CO,D0 =linmod('cmcmodel');
[mag3(: ,t),phase3(: ,t)I =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=4;
for t = 1: 10,
Vg =Vo/(DD(t));
Sn =Ri*(VgVo)/L;
D=DD(t);
[A0,B0,CO 3 D0J =1inmod('cmcmodel');
[mag4(: ,t),phase4(: ,t) =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=5;
for t=1:10,
Vg = Vo/(DD(t));
Sn =Ri*(Vgvo)/L;
D =DD(t);
[A0,B0,CO 3 D0J =linmod('cmcmodel');
[mag5(: ,t),phase5(: ,t)] =bode(A0,B0,C0(out(1 ,y), :),D0(out(1 ,y), :),in(1 ,y),w);
end
for y=l:5,
whiteplot;
figure (2*y4);
if y = = 1, semilogx(w,20*log 10(magl),'k')
elseif y = =2, semilogx(w , 20*log 10(mag2), 'k')
elseif y = = 3, semilogx(w,20*log 10(mag3), 'k')
elseif y = =4, semilogx(w,20*log 10(mag4), 'k')
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else semilogx(w,20*loglO(mag5), 'k')
end
grid
xlabel('FREQUENCY (RAD/SEC)')
ylabel(' GAIN (dB)')
ify==1, title('CURRENT LOOP GAIN')
elseif y= =2, title('CONTROL TO OUTPUT GAIN')
elseif y= =3, title('AUDIOSUSCEPTIBILITY GAIN')
elseif y= =4, title('OUTPUT IMPEDANCE GAIN')
else title('CONTROL TO INDUCTOR CURRENT GAIN')
end
whiteplot;
figure (2*y);
if y = 1, semilogx(w,phasel, 'k')
elseif y = =2, semilogx(w,phase2,'k')
elseif y = = 3, semilogx(w,phase3, 'k')
elseif y = =4, semilogx(w,phase4,' k')
else semilogx(w,phase5, 'k')
end
grid
xlabel('FREQUENCY (RAD/SEC)')
ylabel('PHASE (DEGREES)')
if y = 1, title('CURRENT LOOP PHASE')
elseif y= =2, title('CONTROL TO OUTPUT PHASE')
elseif y= =3, title('AUDIOSUSCEPTIBILITY PHASE')
elseif y= =4, title('OUTPUT IMPEDANCE PHASE')
else title('CONTROL TO INDUCTOR CURRENT PHASE')
end
end
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APPENDIX 3
Matlab M-file for average CMC with D varying
Vo=5;D=0. 1;L=37.5e-6;C=400e-6;R1 1;Ts 1/(50e3);Rc= 14E-3;Ri0.33;
DD= [0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1.0];
Op=1O;
Wz= (1/sqrt(L*C))/ 1;
Wp 2*pi/Ts;
Wn =pi/Ts;
Vg=Vo/(D);
Sn =Ri*(VgVo)/L;
Se=Ri*(Vo/(L));
KK= 1exp((Wp*D*Ts));
SndWi 5n*p*Ts +(1/Wz1/Wp)*KK);
Wi = Se/( (1 + Qp*pi/2)*vg*piI(L*wn*wz*Ts*Qp)sndwi);
w=logspace(1 ,6,200);
in=[1 2 3 4 2];
out=[1 3 3 3 2];
S=1;y=2;
for t=1:10,
D =DD(t);
Vg=Vo/D;
5 =Ri*(Vg...vo)/L;
KK= 1exp(Wp*D*Ts);
SndWi = Sn*(D*Ts + ((1/Wz)(1/Wp))*KK);
S nave = SndWi*Wi;
Fm= 1/(Ts*(Snave+Se));
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Kr =1 /(Fm*Vg)Se*(Ts/ Vg)Wi*(Ri/(2*L)) *(D*Ts*Ts + (Ts/Wz) *J(J;
Kf= D/(Fm*Vg) + Se*D*(Ts/ Vg)Wi*(Ri/(2*L)) *(...D *D *Ts*Ts,/2. 1/(Wp*W Z) + ( 1/
(\\Tp*Wz) +D*Ts/Wz) *exp(.Wp*D*Ts));
[AO,BO, CO,DO] = linmod(' avemodel');
[mag2(: ,t),phase2(: ,t)] =bode(AO,BO,CO(out(1 ,y), :),DO(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=3;
for t=1:1O,
D=DD(t);
Vg=Vo/D;
Sn Ri*(VgVo)/L;
KK= 1exp(Wp*D*Ts);
SndWi =Sn*(D*Ts+((1/Wz)(1/Wp))*KK);
Snave = SndWi*Wi;
Fm= 1/(Ts*(Snave+Se));
Kr 1/(Fm*Vg)Se*(Ts/Vg)Wi*(Ri/(2*L))*(D*Ts*Ts + (TsI Wz) *}(J<);
Kf= D/(Fm*Vg) + Se*D*(Ts/ Vg)Wi*(Ri/(2*L))*(D*D*Ts*Ts/2 1/(Wp*W Z) + ( 1/
(Wp*Wz) +D*Ts/Wz)*exp(_Wp*D*Ts));
[AO,BO,CO,DO] =linmod('avemodel');
[mag3(: ,t),phase3(: ,t)] =bode(AO,BO,CO(out(1 ,y), :),DO(out(1 ,y), :),in(1 ,y),w);
end
S=1;y=4;
for t=1:1O,
D =DD(t);
Vg=Vo/D;
Sn =Ri*(VgVo)/L;
KK= 1exp(Wp*D*Ts);
SndWi=Sn*(D*Ts+ ((1/Wz)(1/Wp))*KK);
Snave= SndWi*Wi;
Fm= 1/(Ts*(Snave+Se));
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Kr = 1/(Fm*Vg)Se*(Ts/Vg)Wi*(Ri/(2*L))*(D*TS*TS + (Ts/Wz) *}(}ç);
Kf D/(Fm*Vg) + Se*D*(Ts/ Vg)Wi*(Ri/(2*L)) *(.D*D*Ts*Ts/2 1/(Wp*Wz) + (1/
(wp*Wz) +D*Ts/Wz)*exp(_Wp*D*TS))
[AO,BO, CO,DO] =linmod('avemodel');
[mag4(: ,t),phase4(: ,t)] =bode(AO,BO,CO(OUt(l,Y), :),DO(out(1,y), :),in(1 ,y),w);
end
S=1;y=5;
for t=1:1O,
D=DD(t);
Vg=Vo/D;
Sn =Ri*(Vgvo)/L;
KK= 1exp(Wp*D*Ts);
SndWi =Sn*(D*Ts +((1/Wz)(1/Wp))*KK);
S nave = SndWi*Wi;
Fm= 1/(Ts*(Snave+Se));
Kr =1 /(Fm*Vg)Se*(Ts/ Vg)Wi*(Ri/(2*L)) *(D *T S *TS + (Ts/Wz) *KK);
Kf= D/(Fm*Vg) +Se*D*(Ts/ Vg)Wi*(Ri/(2*L)) *(.D*D*Ts*Ts12 1/(WP*WZ) + (1/
(Wp*Wz) + D *Tsf Wz) *exp(...wp*D*Ts));
[AO,BO,CO,DO] =linmod('avemodel');
[mag5(: ,t),phase5(: ,t)] =bode(AO,BO,CO(out(1 ,y), :),DO(out(1 ,y), :),in(1,y),w);
end
for y=2:5,
% whiteplot;
figure (2*y_l);
if y = = 1, semilogx(w,20*loglO(magl))
elseif y = 2, semilogx(w , 20*log 1 O(mag2))
elseif y = = 3, semilogx(w , 20*log 1 O(mag3))
elseif y = = 4, semilogx(w , 20*log 1O(mag4))
else semilogx(w,20*log 1O(mag5))
end
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grid
xlabel('FREQUENCY (RADISEC)')
ylabel(' GAIN (dB)')
ify==1, title('CURRENT LOOP GAIN')
elseif y = =2, title('CONTROL TO OUTPUT GAIN')
elseif y = 3, title(' AUDIOSUSCEPTIBILITY GAIN')
elseif y = =4, title('OUTPUT IMPEDANCE GAIN')
else title('CONTROL TO INDUCTOR CURRENT GAIN')
end
% whiteplot;
figure (2*y);
if y = =1, semilogx(w,phasel)
elseif y = =2, semilogx(w,phase2)
elseif y = =3, semilogx(w,phase3)
elseif y = =4, semilogx(w,phase4)
else semilogx(w,phase5)
end
grid
xlabel('FREQUENCY (RAD/SEC)')
ylabel('PHASE (DEGREES)')
ify==1, title('CURRENT LOOP PHASE')
elseif y = =2, title('CONTROL TO OUTPUT PHASE')
elseif y = =3, title('AUDIOSUSCEPTIBILITY PHASE')
elseif y = =4, title('OUTPUT IMPEDANCE PHASE')
else title('CONTROL TO INDUCTOR CURRENT PHASE')
end
end
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APPENDIX 4
Table of sweep frequency information
0020 4D OA
0020 26 OA
0020 19 OA
0020 13 OA
0020 OF OA
0020 OC OA
0020 OA OA
0020 09 OA
0020 08 OA
0020 07 OA
0020 03 OA
0040 04 OA
0020 01 OA
0040 02 OA
0080 04 OA
OOEO 07 OA
0040 01 OA
OOEO 05 OA
0040 00 OA
0060 00 OA
0080 00 OA
OOAO 00 OA
OOCO 00 OA
0100 00 OA
0120 00 OA
0140 00 OA
0180 00 OA
O1AO 00 OA
0340 00 OA
04E0 00 OA
0680 00 OA
0800 00 OA
09A0 00 OA
0B40 00 OA
OCCO 00 OA
0E80 00 OA
1000 00 OA
2000 00 OA
3000 00 OA
4000 00 OA
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